Optical Receiver Techniques for Integrated Photonic Links

by

Michael S. Georgas

Submitted to the Department of Electrical Engineering and Computer Science
in partial fulfillment of the requirements for the degree of Doctor of Philosophy in Electrical Engineering and Computer Science

at the

MASSACHUSETTS INSTITUTE OF TECHNOLOGY

February 2014

© Massachusetts Institute of Technology 2014. All rights reserved.
Optical Receiver Techniques for Integrated Photonic Links

by

Michael S. Georgas

Submitted to the Department of Electrical Engineering and Computer Science on November 8, 2013, in partial fulfillment of the requirements for the degree of Doctor of Philosophy in Electrical Engineering and Computer Science

Abstract

Integrated photonics has emerged as an I/O technology set to disrupt the communication fabric of many-core computer systems. The optical technology uses wavelength-division-multiplexing and a high degree of integration in order to surpass electrical I/O in both throughput and energy by more than an order of magnitude. However, integrated photonic systems need to be properly designed in order to reach their full potential, and electronic design techniques need to be updated to take full advantage of tight integration with photonics. This thesis explores the engineering of integrated photonics systems, focusing on optical data receiver design and techniques. We develop a representation of a photonic communication system based on circuit and device models, and perform a system-level optimization to find the optimal operating point for each of the components. This operating point sets the specification for the receiver circuits developed. An equivalent model of the receiver is used to develop a host of split-photodiode topologies that enable new ways to implement double-data-rate and decision-feedback-equalization operation. The receivers are fabricated as part of an integrated photonic test platform, and the measurements are detailed. This work presents the first-ever monolithically-integrated optical receiver with μA-sensitivity in a zero-foundry-change, commercial SOI CMOS logic process, and the first-ever monolithically-integrated optical receiver in a bulk CMOS memory process as part of a 9x5Gb/s DWDM receiver bank.

Thesis Supervisor: Vladimir Stojanović
Acknowledgments

The past six years have been a long journey, and there are many people that I would like to thank for their contributions to my experience at MIT.

First and foremost, I would like to thank my advisor, Prof. Vladimir Stojanović. He is a great researcher, mentor, and leader, and from my arrival in the group has always been a model to follow. Prof. Stojanović not only taught me how to conduct disruptive research, think logically, and tackle complex systems, but he also pushed me to work hard with determination and perseverance - much-needed in the photonics project. I'm very much looking forward to applying the skillset that he helped me to develop in the next phase of my career, and I won't forget where that skillset was built.

I would also like to thank my thesis committee for providing guidance and feedback. This thesis is much stronger as a result. Prof. Rajeev Ram helped me tremendously in understanding optical phenomena and how they impact integrated systems. Prof. Anantha Chandrakasan taught me about digital systems early in my graduate studies, which helped greatly with the implementation of the low-power receivers in this work.

Across all of the schools and groups, I would like to thank the entire integrated photonics team. I spent many days and nights designing and working with you all - oftentimes under the most extremes of pressures and deadlines. On the electrical side, I want to thank my fellow ISG members: Ben Moss, Chen Sun, Yu-Hsin Chen, and Jonathan Leu. Together we put more transistors on more chips than I care to count. There's no other group I'd rather have built those chips with. On the optical side, I want to especially thank Jason Orcutt. Everything I know about the optical table, fibers and coupling I learned from him. I also want to thank the team in Colorado. Prof. Milos Popovic, Jeff Shainline, and Mark Wade have always been amazing researchers and friends. I'd also like to thank our collaborators at Micron Technology for helping us to develop the optical memory portion of this thesis.

The Integrated Systems Group was a great team to be a part of, and I want to
thank all of the members past and present that I got a chance to work with. Fred Chen and Ranko Sredojevic are not only great friends, but also great engineers that I learned a great deal from. I'm very lucky to have sat next to Yan Li for my entire graduate career - I enjoyed the many off-topic conversations. I'd also like to thank all of the other friends I've made these past few years for their support during the tough times: Patrick Mercier, Marcus Yip, George Hwang, Jackie Hu, Jason Chang (who is also my finance partner), John Sun, Sushmit Goswami, and many more. I want to give a special thanks to the MIT Men's Hockey team. Playing with them has been one of the most rewarding experiences of my life.

I would like to especially thank my family: Mom, Dad, Deana, and Peter. Your support and help has always been a source of strength for me, and I'm very lucky to have you all behind me.

Most importantly, I want to thank my fiancee Diana, who supports me continuously and unconditionally. Her belief in me is the single strongest reason that I push forward every day.

Support My work over the past four years has been funded by DARPA and NSERC. I thank each group for helping to fund my exploration of this interesting research.
# Contents

1 Introduction 19

1.1 The Emergence of Multi-core Computing 20

1.2 Integrated Photonic System 24

1.3 Photonic Integration Strategies and Receivers 25

1.3.1 Discrete Components 25

1.3.2 Hybrid Integration 28

1.3.3 Monolithic Integration 29

1.3.4 Receiver Performance Summary 31

1.4 Thesis Contributions 32

1.5 Thesis Overview 33

2 Link-level Analysis of a Photonic Network 37

2.1 Photonic Link Components 38

2.1.1 Modulator 38

2.1.2 Optical Data Receiver 42

2.1.3 Optical Clock Receiver 47

2.1.4 Single Channel Link Tradeoffs 48

2.2 Towards a Full WDM Link 50

2.2.1 Optical Clock Distribution 51

2.2.2 Ring Resonance Mismatch 51

2.2.3 Ring Tuning Techniques 53

2.2.4 Ring Tuning Model 53

2.3 WDM Photonic Link Evaluation 55
2.4 Summary .......................................................... 58

3 Optical Data Receiver Design and Techniques 61
   3.1 Photodiode Design ............................................. 62
   3.2 Optical Data Receiver: Latching Sense Amplifier ............. 65
      3.2.1 Architecture ............................................... 66
      3.2.2 Effect of Capacitance on Receiver Settling ............... 67
      3.2.3 Sensitivity .................................................. 70
   3.3 Optical Data Receiver: Transimpedance Amplifier .......... 71
      3.3.1 TIA Front-end ............................................. 72
      3.3.2 Sense Amplifier ............................................ 74
   3.4 GSG Transimpedance Amplifier Test Site ...................... 75
   3.5 Photodiode Parameter Impact on Receiver Suitability ....... 77
   3.6 Photodiode Splitting ......................................... 78
      3.6.1 Double Data Rate ......................................... 80
      3.6.2 Decision Feedback Equalization ......................... 80
   3.7 Summary ....................................................... 81

4 EOS Photonic Technology Platform 83
   4.1 EOS Chip Architecture .................................... 84
   4.2 Integrated Electronic-Photonic Test Setup .................. 85
   4.3 Enabling Low Loss Waveguides in 45nm SOI: Substrate Removal Electronic Verification ......................... 88
   4.4 Optical Data Receiver: Logic ............................... 90
      4.4.1 Low Bandwidth Detection (EOS4) ....................... 90
      4.4.2 Gigabit Optical Receivers ............................. 93
      4.4.3 Multi-Gigabit Optical Receivers ....................... 97
   4.5 Optical Data Receiver: Memory ............................. 102
      4.5.1 Stand-alone Receiver Performance ..................... 102
      4.5.2 DWDM Receivers ......................................... 108
   4.6 Integrated Photonic Links .................................. 110
List of Figures

1-1 The emergence of multi-core processors. .......................... 20

1-2 Electrical transceiver trends. ....................................... 21

1-3 Off-chip communication costs. ...................................... 23

1-4 An example optical link with chip-to-chip and intra-chip communication links shown. A CW laser source is coupled onto Chip A through a vertical grating. Two ring-resonant modulators imprint data onto two wavelength-channels, $\lambda_0$ and $\lambda_1$, which propagate along the waveguide. The bus is routed over an optical fiber to Chip B. The drop rings on Chip B are each tuned to either $\lambda_0$ and $\lambda_1$ to select that channel from the bus and direct it to the correct data receiver. A second set of wavelengths, $\lambda_2$ and $\lambda_3$ carry data from Chip B to Chip A. ................... 24

1-5 Discrete-component optical receivers. ............................ 27

1-6 Hybrid-integration optical data receivers. ....................... 29

1-7 Monolithically-integrated optical data receivers. ............... 30

1-8 Optical transceiver trends. ....................................... 32
An integrated WDM photonic link. A continuous-wave (CW) multi-
λ laser is coupled onto the chip through a vertical-coupling grating
structure. Once on chip, frequency selective ring-resonant modulators
encode digital bitstreams onto their resonant wavelengths. Each wave-
length propagates along the waveguide (and possibly off-chip) until it
is routed through a matching drop ring to an integrated photodiode
(PD). An optical receiver forms a bit decision based upon the PD pho-
tocurrent. Clock signals are routed both optically along the waveguide
and electrically through local H-trees. Ring tuning circuits are used to
tune the resonance of the modulator and drop rings.

Device requirements to reach the target $ER_{dB} = 6$ dB for various values
of $IL_{dB}$.

Electrical model of modulator device and driver.

Energy costs to reach the target $ER_{dB} = 6$ dB for various values of
$IL_{dB}$.

Resistive receiver sensitivity.

Transimpedance Amplifier.

TIA design example at $C_P=25$ fF, $DR=5$ Gb/s.

TIA performance.

Integrating receiver design and performance.

Data rate tradeoffs for a single photonic link for 4 integration scenarios.
$C_P=5$ fF represents monolithic integration, while $C_P=25$ fF is expected
for a TSV connection to an optical die. Channel losses of 10 dB and
15 dB correspond to on-chip and chip-to-chip links, respectively.

Power vs. datarate per channel, jitter is fixed to be within 3% UI, and
$C_{PD}=5$ fF.

Tuning power vs process variation at various channelizations for the
full thermal tuning scenario.

Tuning power vs process variation at various channelizations with an
electrical backend capable of bit reshuffling.
2-14 Tuning power vs process variation at various channelizations with a bit reshuffling electrical backend and electrical assisted tuning.

2-15 Optimized power vs. data-rate for different aggregate link throughputs for Loss=10dB, \(C_p=5fF\). For tuning, we assume a bit-reshuffler backend and electrically-assisted tuning with local variation \(\sigma_L=40\text{GHz}\) and systematic variation \(\sigma_s=200\text{GHz}\). Note that the number of WDM channels changes with data rate (Channels = Throughput / Data-Rate).

2-16 Bandwidth density of integrated photonics compared to electrical.

3-1 Optical absorption coefficients for Silicon and Germanium.

3-2 Photodiode connection options.

3-3 Photocurrent as a function of reverse bias, for SiGe detectors in logic process. Measurement performed by Jason Orcutt.

3-4 Optical data receiver architecture. The LSA (a) is followed by an output buffer stage (d) and dynamic-to-static converter (e), before being fed into the digital backend infrastructure (f). The chip has receivers connected to integrated PDs (g) or electrical diode-emulation circuits (h). The simulation model is shown in (i). A cross-section of the implemented PD and optica mode is shown in (j).

3-5 LSA sensitivity model.

3-6 LSA sensitivity model.

3-7 Receiver circuit noise CDF.

3-8 Receiver sensitivity and PD split. \(C_{PD}=10fF, C_w = 5fF\).

3-9 TIA optical receiver (EOS18).

3-10 TIA front-end in 0.180\(\mu\text{m}\) bulk memory process.

3-11 EOS16 TIA optical receiver.

3-12 GSG TIA stage gain and phase (simulation).

3-13 GSG TIA performance (simulation).

3-14 Single-rate, split-diode, and DFE photodiode configurations.

4-1 EOS platform architecture (EOS18).
4-2 Micron platform architecture (D1L). ............................................. 86
4-3 EOS platform chip testbench. ....................................................... 87
4-4 Fiber coupling into an EOS chip. .................................................. 88
4-5 Optical Table 2 and link demonstration setup. ................................. 89
4-6 EOS platform 45nm SOI ring oscillator. ........................................... 90
4-7 EOS platform 45nm SOI stage delay before and after substrate removal
and transfer. .......................................................................................... 91
4-8 Die photo showing photodetector layout options. ................................. 92
4-9 The receiver's ability to distinguish between a DC optical-1 and optical-0. 93
4-10 EOS4 Receiver: Measured performance. ............................................. 94
4-11 EOS4 Receiver: Electrical eye diagram and energy-cost breakdown. ..... 94
4-12 SiGe photodiode design and measurement (EOS16, measured by Jason
Orcutt). ................................................................................................. 95
4-13 Optical data reception (EOS16). ...................................................... 95
4-14 SiGe photodiode performance (EOS18, measured by Ashwyn Srinivasan). 96
4-15 GSG-testable gigabit TIA in 45nm SOI. .............................................. 97
4-16 Gigabit receiver eye diagrams in 45nm SOI (EOS18). ......................... 98
4-17 EOS18 TIA receiver eye diagrams. .................................................... 99
4-18 TIA-based receiver performance vs data-rate (EOS18). ...................... 100
4-19 Receiver schematic (D1L). ............................................................. 103
4-20 Memory process test setup. ............................................................. 104
4-21 Receiver eye diagrams at 3Gb/s on the Memory chips with fabrication
errors (D1L). ......................................................................................... 105
4-22 Receiver eye diagrams at 2Gb/s on the correctly-processed memory die
(D1LL). ................................................................................................. 105
4-23 Receiver eye diagrams at 5Gb/s on the correctly-processed memory die
(D1LL). ................................................................................................. 106
4-24 Receiver bathtub curves at 5Gb/s. ..................................................... 107
4-25 Receiver energy-cost and sensitivity vs data-rate for the Memory pro-
cess (D1LL). ......................................................................................... 108
4-26 DWDM result showing each receiver receiving a different wavelength. 109
4-27 Single-λ Memory-Memory link test setup. 111
4-28 RX link eye diagrams at 2Gb/s from the correctly-processed memory die. 112
4-29 Single-λ Memory-Memory link at 5Gb/s, using an SOA between the TX and RX chips. 113
4-30 Link eye diagrams for WDM configuration. 114
5-1 Roadmap to 1Tb/s. 119
A-1 EOS chip photos. 124
List of Tables

1.1 Optical transceiver performance for various integration options - prior work. ................................................................. 35
2.1 Link Evaluation Parameters ................................................................. 50
2.2 Tuning model evaluation parameters ................................................................. 53
3.1 TIA front-end performance in 45nm SOI (simulation). .......................... 73
3.2 TIA front-end performance in 0.180μm bulk (simulation). .................. 74
4.1 Logic-process transceiver performance summary. Optical receiver sensitivity calculated based on PD responsivity of 0.02A/W. .......................... 101
4.2 Memory-process receiver performance summary. Receiver optical sensitivity based on photodiode responsivity of 0.2 A/W. .................. 109
Chapter 1

Introduction

As high performance computing continues to advance toward the many-core regime, processors require ever-increasing bandwidth from the on-chip interconnect network and off-chip interfaces. These interconnect fabrics already occupy large portions of the chip area and consume a significant fraction of the total processor power [1]. However, unlike the past we cannot rely on process improvements to help achieve higher data-rates and more efficient links. Projections show poor scaling of on-chip wires and I/O bandwidth density with technology [2,3], as links are becoming channel-limited and not process-limited. This emphasizes the need for a disruptive interconnect technology in order to meet the bandwidth-density demands and energy-efficiency requirements of many-core systems.

Integrated silicon photonics is an interconnect technology that demonstrates significant advantages over traditional electrical links for on-chip core-to-core [4,5] and off-chip core-to-DRAM [3,6,7] applications. The technology stands apart from electrical IO in two key ways. Firstly, integrated photonics makes use of dense wavelength-division-multiplexing (DWDM) to send multiple channels of data on a single fiber, each encoded on its own wavelength. Energy-efficiency can be achieved through tight, monolithic integration of the components with the transceiver circuits. Additionally, the energy-cost is relatively distance-insensitive due to low-loss optical cables, making links 100mm apart as feasible as links 100m apart.

While significant work has been done in the field of silicon photonics to integrate
optical devices into CMOS processes, existing circuit techniques must also be adapted in order to leverage the small device capacitance and availability of a source-forwarded clock in a DWDM monolithically-integrated link. This new integration scenario also demands a system-level study in order to drive the performance for each link component. This thesis focuses on the design of an integrated optical receiver, motivated through such a system level study.

1.1 The Emergence of Multi-core Computing

The recent trend in high-performance computing towards multi-core architectures is shown in Figure 1-1. With the end of frequency scaling, computer architects needed to find a way to keep computational performance increasing, and the answer was found in parallelism. Since the year 2000 the number of cores on chip has doubled roughly once every 18 months. In order for the cores to perform any meaningful task, however, they must be provided with data on which to compute. These bytes of data may come from other cores on the same chip, other processors, or memory.
Looking at the energy-cost associated with providing these cores with data, the IO bottleneck emerges. Figure 1-2 shows the recent state-of-the-art in chip I/O, with energy-cost plotted against the link data-rate. While there are works that have approached 1pJ/bit, they have not advanced farther below. Furthermore, we can see that many of the more efficient works are achieved at lower rates, emphasizing the point that it is difficult for electrical I/O to be both energy-efficient and high-bandwidth at the same time. The solid line drawn in Figure 1-2 passes through 10Gb/s and 1pJ/bit, and is intended to help the reader appreciate that higher data-rate designs are less energy-efficient. The line does not represent a fundamental barrier.

![Figure 1-2: Electrical transceiver trends.](image)

It’s also important to notice that the DRAM points on the plot all fall below 10Gb/s. This is partly due to the fact that differential signaling is not a feasible solution in a pin-constrained environment [8], as single-ended solutions achieve a higher data-rate-per-pin (despite increased supply noise). In fact, packaging is a major part of the problem in the processor as well, as will be made evident in our photonic system model.
In order to appreciate the severity of the IO problem, we consider projected computation demands and link energy costs. Figure 1-3a shows the computation required per chip in both the server and mobile-client space. From the plot, we can see that a high-performance server will require upwards of $10^{12}$ TFlops/s by around 2016 [9]. The data for these computations is coming from off-chip DRAM, and the associated memory-access energy-cost is shown in Figure 1-3b. While the energy-cost is decreasing, it is not doing so as quickly as the computation requirements are increasing, further emphasizing the barrier shown in Figure 1-2.

If we assume 1 byte is required per flop, we can multiply the curves of Figure 1-3a and Figure 1-3b in order to obtain the total off-chip I/O power requirements in Figure 1-3c. The figure shows that in the near future, the power required for I/O will exceed the budget for the entire chip in both the server and mobile client space. As a result, we will not be able to take full advantage of emerging many-core systems, and computation capability will cease to advance. This is compounded by the fact that packaging technology is also advancing relatively slowly. Figure 1-3d shows the package pin count projections. In order to satisfy the throughput demands in the server space, packages will require 16,000 pins in 2017, but will only have around 6,000.

In addition to energy-cost, bandwidth density is an important metric for off-chip I/O. Consider the electrical I/O at the die level. A 100 μm C4 bump pitch results in 100 bumps/mm$^2$, of which only half will be available for I/O (assuming the other half are required for power supply). 25 differential links operating at 20 Gb/s each yields a bandwidth density of 500 Gb/s/mm$^2$. At the package level, we assume a pin count around 8000, resulting in 2000 differential I/Os again at 20 Gb/s. A 40mm by 40mm socket then achieves a bandwidth density of only 25 Gb/s/mm$^2$. On the other hand, at the package-level, photonic interconnects offer bandwidth densities of around 1 Tb/s per fiber, where fibers can be positioned at a roughly 100μm pitch to the chip, achieving bandwidth densities of $\approx50Tb/s/mm^2$. In order to understand the constraints for the photonic case at the die-level, system-level modeling must be performed (the reader can skip ahead to Figure 2-16 at the end of Chapter 2 to find
Figure 1-3: Off-chip communication costs.
To summarize, the problem with electrical I/O is that it can be either energy-efficient enough, or fast enough, but not both. In order to keep computation scaling, we need a disruptive technology to advance the field in both directions at once. Integrated photonic interconnects are such a technology.

1.2 Integrated Photonic System

An example of a DWDM, monolithically-integrated photonic link between two chips is shown in Figure 1-4. This link could, for example, represent the connection of a processor with off-chip DRAM. A continuous wave (CW), multi-λ laser is coupled from an optical fiber onto the chip through a vertical grating coupler. The light is then routed throughout the chip along waveguides fabricated using either gate poly-silicon or the SOI body.

Figure 1-4: An example optical link with chip-to-chip and intra-chip communication links shown. A CW laser source is coupled onto Chip A through a vertical grating. Two ring-resonant modulators imprint data onto two wavelength-channels, λ₀ and λ₁, which propagate along the waveguide. The bus is routed over an optical fiber to Chip B. The drop rings on Chip B are each tuned to either λ₀ and λ₁ to select that channel from the bus and direct it to the correct data receiver. A second set of wavelengths, λ₂ and λ₃ carry data from Chip B to Chip A.

Resonant drop rings form notch filters that can pull a particular wavelength-channel off of the optical bus. This can redirect the wavelength-channel to a different waveguide or be used to modulate a data signal. The modulator leverages the free-carrier-dispersion effect to modulate a P-N junction located around the ring in order to change the ring’s refractive index, and therefore its resonant frequency. By tuning
a particular ring’s resonance to a wavelength channel, light is confined to the ring
and prevented from traveling down the waveguide, yielding an optical-0. De-tuning
the ring shifts the notch filter away from the wavelength-channel and light propagates
down the waveguide, yielding an optical-1.

The modulated light is routed to another location on the die (e.g. core-to-core)
or to another die (e.g. socket-to-socket). At the destination, the ring-tuning control
block selects the channel to be removed from the optical bus by setting the resonance
of a drop ring filter to the particular wavelength-channel. An optical receiver, such as
the one presented in this work, then converts the data back into the electrical domain
by detecting the PD photocurrent. An optical clock signal can also be forwarded
along with data, which is desirable as little interference exists in the optical domain.

One of the key characteristics of a monolithically-integrated photonic link is that
all of the components are tightly integrated with each other on the same die. As
such, power can be optimized at the system level, setting the specification of each
component. The system-level design trade-offs are explored in Chapter 2.

1.3 Photonic Integration Strategies and Receivers

In the previous sections, we have motivated some of the potential advantages of
integrated photonic interconnects. This section examines some of the work previously
done in the field in the context of the different integration strategies adopted. By
studying the following works, we can develop an understanding of the benefits and
costs of different integration types. In particular we will be examining the implementa-
tion of the optical receiver - a key component in an integrated optical link.

1.3.1 Discrete Components

Optical receivers have traditionally been designed as discrete components for tele-
com applications. By separating the electrical and optical parts of the system into
two separate chips, the responsivity (photocurrent-per-unit-optical-power) could be
optimized through semiconductor material selection. This is due to the fact that the
designer is free to choose any material available for the optical device - it does not have to be already present in the circuit's process. The discrete integration approach does, however, result in fairly large packaging capacitances, decreasing the sensitivity of the receiver. To mitigate the bandwidth limitation at the circuit's input node, a power-hungry transimpedance amplifier (TIA) can be implemented to drive down the impedance looking into the circuit while preserving a large transimpedance gain.

The TIA presented in [10,11] is shown in Figure 1-5a and targets low-power, short-range applications. The discrete integration of the photodector results in a fairly large capacitance of 320fF, composed of 220fF depletion capacitance for the photodiode and 100fF parasitic capacitance for the input pad. A modified regulated cascode circuit is described, with peaking inductors used to operate in the low headroom of 80nm CMOS process. We note that the peaking inductors are unsuitable for applications in a many-core processor where the receiver circuit will be instantiated many hundreds of times and its area cost is closely monitored.

Figure 1-5b shows the receiver block diagram disclosed in [12]. In an effort not to use an amplifier that burns static current, the topology implemented is an integration-based receiver, where the photocurrent is integrated onto a capacitance to produce a voltage different. The voltage difference is then sampled and evaluated using time-interleaved voltage-sense-amplifiers. In this manner, the photocurrent is able to integrate on the capacitance for an entire bit time, and the reset phase of one sampler is hidden in the evaluate phase of the other. The discrete integration results in a large capacitance at the input node of 420fF, though this capacitance does help to mitigate the effects of comparator kick-back and charge-sharing. A current-source draws the recent-average-photocurrent from the input, keeping the system properly biased. The receiver is able to resolve a 11-μA input current at 1.6-Gb/s with a power consumption of only 3-mW. [15] shows the next generation of this receiver as part of an optical transceiver.

Figure 1-5c shows another discrete-integration trasceiver. The circuits are implemented in a GP 65nm CMOS process, with the photodiode wire-bonded to the circuits chip. The total input capacitance to the receiver is reported as greater than
Figure 1-5: Discrete-component optical receivers.
200\text{fF}. The receiver topology here uses a simple inverter-based TIA with a resistor in feedback. Similar to [12], interleaved voltage samplers are used after the front-end. The receiver’s energy-cost is 275\text{fJ/bit} at 8\text{Gb/s}.

The clearest example of an integrating receiver is presented in [14], and is shown in Figure 1-5d. In this receiver-less design, two opposite-phase optical clock pulses are propagated to two photodiodes stacked on top of each other. As the optical clock pulses reach their target photodiodes, the photocurrent that is generated is used to charge/discharge the node looking into the digital logic block. The capacitance at this node is composed of the diode’s own capacitances, as well as any parasitic capacitances. Assuming that the diodes are well matched, and that there is enough optical power and high-enough conversion efficiency, the input node to the digital logic will have enough range to drive the following logic blocks. The detector was flip-chip bonded to the chip.

1.3.2 Hybrid Integration

More recently, integrated photonics has addressed chip I/O bottlenecks through hybrid-packaged solutions [16,17]. The decreased photodiode and parasitic capacitances have helped to improve the sensitivity and energy efficiency, but also caused designers to turn back to TIA-based designs that avoid integrator-specific problems such as kick-back. A capacitance of 90 \text{fF} is reported in [16]. In [18] a 25\text{fF} photodiode capacitance connected through a 20 \text{fF} microsolder bump leads to a receiver sensitivity of 9 \text{\mu A} but energy-cost of 690 \text{fJ/bit} at 5 \text{Gb/s}.

Figure 1-6c shows another example of hybrid-integrated photonics with a receiver. The circuits process used is a 40nm CMOS process, while the photonics are created on a separate die. The photodetector is a Germanium photodiode grown on top of a silicon waveguide and connected to the VLSI chip through fine-pitch solder bumps, with an estimated 60\text{fF} capacitance for both the bonds and photodiode. The interfacing circuit consists of a TIA with interleaved voltage sense-amplifiers that make use of a receiver-side clock for energy-efficient regeneration. The data-rate achieved was 10\text{Gb/s} at an energy-cost of 0.375pJ/bit and sensitivity of 22.1\text{\mu A}. 
Further capacitance reduction will improve energy-cost and sensitivity, which maps directly to the system's laser power, resulting in designs more competitive with electrical solutions already at 1 pJ/bit [21].

1.3.3 Monolithic Integration

In contrast to large photodiode and parasitic capacitances that cause traditional optical receivers to utilize various power-hungry TIA topologies, monolithic integration offers low PD parasitic capacitances, and in this section we explore recent work in the field.

Figure 1-7a shows the receiver in [22], which uses a Ge-on-SOI detector stated to have a responsivity of 0.35 A/W and intrinsic capacitance of 30-fF. The TIA is a differential, common-gate topology, that also uses peaking inductors and is followed by a 5-stage limiting amplifier, and then a buffer to drive a 50-Ω load. The complete receiver operates at 12-Gb/s, and the authors note the low photodiode biases used which will help in implementation in a complex digital system.

The transceiver in [23] (shown in Figure 1-7b) is implemented in a 130nm CMOS
Figure 1-7: Monolithically-integrated optical data receivers.
SOI process. Again we see the use of a TIA front-end in the receiver, which achieves a sensitivity of 180\(\mu\)A at 25Gb/s with an input-node capacitance 20fF. The energy-cost of the receiver is quite large at 1.2pJ/bit, due to the use of an expensive and complex TIA. This makes [23] more suitable for transceiver applications than the VLSI applications we are focused on in this thesis.

While the monolithic examples presented succeed in achieving low device capacitance, they are not identical to the work presented in this thesis. In Chapter 4 we demonstrate our monolithically-integrated photonic platform in two processes: an SOI process and a bulk process. Unlike the thick-BOX (greater than 1\(\mu\)m) SOI processes presented here, we make use of a thin-BOX SOI process suitable for high-performance computing. Additionally, our work requires zero process changes at the foundry. While the the bulk CMOS work presented does require foundry changes, to our knowledge it is the first photonic platform enabled in bulk CMOS to date.

1.3.4 Receiver Performance Summary

Having looked at prior optical receiver art in the previous subsections, we briefly look at the trend. Table 1.1 shows transceiver performance for several works in similar technology, and compares them to the performance achieved in this thesis.

Figure 1-8 plots transceiver energy-cost against data-rate (similar to Figure 1-2) for recent optical works. From the plot we note that several works have already broken past the barrier below which no electrical links penetrated. While we are primarily interested in monolithic integration in this thesis, the best-performing transceivers (in terms of both data-rate and energy-efficiency) have been hybrid transceivers. An important reason for this is that hybrid transceivers pre-date their monolithic counterparts, and many of the monolithic results to date (including the one we disclose in this work), are very early-generation works. Large performance gains can be achieved during this development phase, and it will be important to monitor Figure 1-8 as the field continues to mature. Only then will a fair comparison between hybrid and monolithic approaches be possible.
1.4 Thesis Contributions

This thesis develops circuit designs and techniques for optical receivers in integrated photonic interconnect systems. The main contributions fall into two categories: integrated photonic system modeling, and optical receiver circuit design and validation.

The main contributions of this thesis are:

- A study of technology trends in order to motivate the need for integrated photonic links as a disruptive technology for next-generation IO.

- A system-level analysis of integrated photonic systems, built upon compact models of each of the circuit blocks and components.

- The development of receiver circuits tailored for implementation in a monolithically-integrated photonic system.

- Split-photodiode techniques that enable double-data-rate and decision-feedback-equalization topologies previously unrealizable.
- Development of a monolithically-integrated photonic technology platform and experimental validation of the receiver designs and techniques:
  
  - First ever optical receiver and platform in a zero-foundry-change, commercial SOI CMOS process. Receivers are shown to operate with \( \mu A \)-sensitivity at multi-gigabit rates with very low energy-cost.
  
  - First ever optical receiver and platform in a bulk CMOS process. Receivers are implemented as part of a DWDM bank capable of 9x5Gb/s.

1.5 Thesis Overview

The technical portion of this thesis is divided into three main parts. In Chapter 2 we examine and model an integrated photonic link system. The system is broken down into each of its main components (modulators, receivers, photodiodes, drivers, thermal tuning blocks, and waveguides), and a compact model for the components is developed. The models are then simulated and optimized in order to gain intuition on system-level configuration and performance. The chapter concludes with a comparison between integrated photonics and electrical I/O.

Based on the insight achieved in Chapter 2, we develop three receiver circuits suitable for integrated photonics in Chapter 3. The first receiver is a current-sense-amp that makes use of a source-forwarded clock to implement a regenerative latch. The design is aggressive, digital, compact, and has a very low energy-cost. In order to gain insight into the effect of photodiode and wiring capacitance on the receiver, we develop a simple equivalent-circuit model. The second receiver presented is based on a more traditional transimpedance amplifier (TIA). The TIA-based receiver consists of a TIA front-end followed by a voltage-sense-amplifier that again makes use of a receiver-side clock for energy-efficient decision resolution. Finally, the third receiver presented is a simple TIA followed by limiting amplifiers. This design is presented as an easily-testable "canary in a coal mine" that is implemented on our photonic device development chips, and is used to efficiently test a wide array of
photodiodes using GSG and DC probes. Chapter 3 concludes with a discussion of several novel split-photodiode techniques that enable both double-data-rate (DDR) and decision-feedback-equalization (DFE). The split-photodiode is motivated based on the receiver's equivalent circuit model.

With both a system-level understanding and receiver circuits in place, Chapter 4 presents the EOS integrated photonic technology platform, which is the vehicle through which we implement the photonic devices and circuits. As this work is focused on processor-memory communication, two main families of chips are presented: logic chips that are implemented in a zero-foundry-change commercial 45nm SOI CMOS processor, and memory chips that are implemented in a 0.180μm bulk CMOS memory periphery process. The architecture of the two chips is detailed, showing what the potential capabilities of the chips are. The receiver circuits are then characterized, with the ultimate result showing integrated receivers in each of the two processes capable of energy-efficient, multi-gigabit operation. The chapter concludes with single-link and WDM results demonstrating the viability of the receivers in a complete link system.
<table>
<thead>
<tr>
<th>Technology Photonics</th>
<th>This Work (Logic)</th>
<th>This Work (Memory)</th>
<th>[24]</th>
<th>[23]</th>
<th>[25]</th>
<th>[26]</th>
</tr>
</thead>
<tbody>
<tr>
<td>RX Data Rate (Gb/s)</td>
<td>2.0 / 2.5</td>
<td>5</td>
<td>5</td>
<td>25</td>
<td>10</td>
<td>10 / 24</td>
</tr>
<tr>
<td>RX Energy (pJ/bit)</td>
<td>0.165 / 0.220</td>
<td>1.57</td>
<td>5.6</td>
<td>1.2</td>
<td>0.3</td>
<td>0.43 / 0.4</td>
</tr>
<tr>
<td>RX Area (mm²)</td>
<td>0.0003</td>
<td>0.005</td>
<td>0.015</td>
<td>0.03</td>
<td>-</td>
<td>0.003</td>
</tr>
<tr>
<td>RX C&lt;sub&gt;in&lt;/sub&gt;</td>
<td>15</td>
<td>50</td>
<td>-</td>
<td>20</td>
<td>60</td>
<td>200</td>
</tr>
<tr>
<td>Sensitivity (Average Photocurrent, μA)</td>
<td>10 / 15</td>
<td>125</td>
<td>-</td>
<td>180</td>
<td>24</td>
<td>27 / 80</td>
</tr>
<tr>
<td>RX Sensitivity (Average Optical Power, dBmW)</td>
<td>-3 / -1.3</td>
<td>-2</td>
<td>-</td>
<td>-6</td>
<td>-14</td>
<td>-12.5 / -4.7</td>
</tr>
<tr>
<td>TX Data Rate (Gb/s)</td>
<td>3.5</td>
<td>5</td>
<td>5</td>
<td>25</td>
<td>10</td>
<td>-</td>
</tr>
<tr>
<td>TX Energy (pJ/bit)</td>
<td>0.07</td>
<td>1.22</td>
<td>7.2</td>
<td>8.3</td>
<td>0.08</td>
<td>-</td>
</tr>
<tr>
<td>TX Area (mm²)</td>
<td>0.002</td>
<td>0.006</td>
<td>0.026</td>
<td>0.05</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Table 1.1: Optical transceiver performance for various integration options - prior work.
Chapter 2

Link-level Analysis of a Photonic Network

To realize the full potential of integrated silicon photonics, it is essential for device, circuit and system designers to understand the relationships and trade-offs among components, as well as the impact of the different device-integration scenarios. In this chapter, we illustrate these design trade-offs on an example integrated WDM photonic link. We create the component models that connect device, process and circuit parameters to link performance and power consumption. We show that careful design-space exploration coupled with new tuning techniques can result in an optimal set of link, circuit, and device parameters. We demonstrate that the choice of channel-rate (per-wavelength) allows us to achieve minimum energy-costs by balancing laser, tuning and circuits backend power. This exploration also highlights the significance of monolithic-integration to minimize the receiver parasitics, reducing the laser power and enabling low-energy, high throughput-density interconnect fabrics.

This chapter largely consists of the photonic link analysis paper that we presented at CICC in 2011 [27]. It was wholly a team effort, and I thank the co-authors and the rest of the photonics team that contributed. There are several subsections that I did not play a large role in, but they are critical in understanding how the larger system model was put together. The equations defining receiver sensitivity in Section 2.1.2 were changed to the form presented in [28] in order to be clearer to the reader. Also,
detail on system-level ring-tuning has been omitted, as this as a new technique (rather than part of an illustrative model) and detailed in a separate thesis.

2.1 Photonic Link Components

We begin with a discussion concerning the operation of modulators and receivers, the primary data-path elements that form a WDM photonic link (Figure 2-1). As these two components depend highly on the characteristics of the devices that they use, we motivate a device-technology-driven analysis. We consider two integration scenarios - a monolithic integration of photonic components into the CMOS front-end (polysilicon photonics or thin-BOX SOI photonics), and a hybrid integration scenario with optimized SOI photonic die attached to the CMOS chip via through-silicon vias (TSVs). The monolithic integration will typically have smaller parasitic capacitances between circuits and photonic components, while potentially having higher optical losses due to fabrication process constraints.

2.1.1 Modulator

The optical ring-resonant modulator and driver convert electrical data into the optical domain by on-off keying one CW λ from the multi-λ laser source. Light is modulated by shifting the ring-resonant filter's passband in and out of the optical channel's wavelength. The passband is shifted most efficiently using the free-carrier plasma dispersion effect [29] to change the refractive index of the ring material. To avoid the high energy cost of carrier-injection modulators, which have a high on-current due to carrier recombination [30], we focus on reverse-bias driver designs that modulate the depletion width of a vertical P-N junction fabricated in the polysilicon/silicon ring [31].

Modulator Design

A key system tradeoff exists between the extinction ratio $ER$ of the modulator (a ratio of the on-to-off light intensity), its insertion loss $IL$, and its total energy cost.
Figure 2-1: An integrated WDM photonic link. A continuous-wave (CW) multi-λ laser is coupled onto the chip through a vertical-coupling grating structure. Once on chip, frequency selective ring-resonant modulators encode digital bitstreams onto their resonant wavelengths. Each wavelength propagates along the waveguide (and possibly off-chip) until it is routed through a matching drop ring to an integrated photodiode (PD). An optical receiver forms a bit decision based upon the PD photocurrent. Clock signals are routed both optically along the waveguide and electrically through local H-trees. Ring tuning circuits are used to tune the resonance of the modulator and drop rings.
A small shift in the ring’s Lorentzian frequency response requires a small energy cost, but results in a low ER. The location of the CW laser resonant wavelength with respect to the resonance of the ring is set by the desired IL, ER and data rate DR (bandwidth) requirements, which then set the modulation energy cost. The system designer must balance the modulation energy cost with receiver and laser power, which depend strongly on the extinction ratio, insertion loss and data rate.

**Device Energy**

In this section we calculate the modulation energy required to achieve given specifications. The necessary charge difference between the on- and off-states, $\Delta Q$, is determined in Equation 2.1 by evaluating the Lorenzian transfer function, where $T_1 = 1/IL$ is the ring’s transmissivity in its shifted on-state, $T_0 = 1/(ER \cdot IL)$ is its transmissivity in its off-state, and $T_n$ is its transmissivity at the ring’s resonant wavelength, Figure 2-3. $Q_0$ is the charge difference necessary to shift the ring by its half-width-half-max bandwidth [30], where $q$ is the charge of an electron, $n_g = 4$ is the group index of the ring, and some typical ring modulator parameters are set as $V_{tot} = 2.6 \times 12$ cm$^3$ is the total volume of the ring, $n_f = 3e - 21$ cm$^3$ is the carrier-induced index change per unit carrier density at $\lambda_0 = 1300$ nm, and $\Gamma = 0.4$ is the overlap of the optical mode with the ring cross-section. The quality factor $Q_f$ of the ring is set by the required data rate as $Q_f = \frac{8\pi}{3\lambda_0 DR}$, with a maximum value of $1e5$, limited by practically achievable optical losses.

$$\Delta Q = Q_0 \cdot \left( \sqrt{\frac{T_1 - T_n}{1 - T_1}} - \sqrt{\frac{T_0 - T_n}{1 - T_0}} \right), Q_0 = \frac{q \cdot n_g \cdot \sqrt{V_{tot}}}{2 \cdot Q_f \cdot n_f \cdot \Gamma} \quad (2.1)$$

The modulator diode operates as a varactor in the reverse-bias regime. The required charge difference is integrated onto the nonlinear junction capacitance (Equation 2.2) to determine the minimum reverse-bias drive voltage. $V_a$ is plotted in Figure 2-2b as a function of data rate, at fixed ER and various values of IL.

$$\Delta Q = Q(V_a) - Q(0) = \int_0^{V_a} \frac{C_j 0}{\sqrt{1 + \frac{V}{V_{bi}}}} dV \quad (2.2)$$
Figure 2-2: Device requirements to reach the target $ER_{dB} = 6$ dB for various values of $IL_{dB}$.

If $V_a$ is less than the supply $V_{DD}$, the energy to charge the junction comes from $V_{DD}$ and the energy-per-bit is $E_{ms} = \Delta Q \cdot V_{DD}/4$ assuming a random data pattern. Otherwise the energy must come from a higher-voltage source, which we assume is generated from the supply with a conversion efficiency of $\eta = 0.5$. With $V_a > V_{DD}$, the energy-per-bit drawn from the supply is $E_{ms} = \Delta Q \cdot V_a \cdot (1 + \eta)/4$ (Figure 2-2a).

**Circuit Energy**

The driver model is shown in Figure 2-3 as an inverter chain pre-driver followed by a final driver stage. The circuit topology of the final drive stage will change based on $V_a$; if $V_a \leq V_{DD}$, a low-swing topology can be used (Figure 2-3a); otherwise a voltage-boosting circuit may be necessary (Figure 2-3b). The final stage is modeled as an effective resistance $R_{eff}$ and a parasitic capacitance $C_{par}$, connected to wiring capacitance $C_{wire}$. Logical effort analysis is used to size the driver ($W$) and pre-driver chains ($FO$) to meet the data-rate requirements.

$$E_{dr} = \frac{C_{par} + C_{wire}}{4} \cdot \max (V_a \cdot V_{DD}, V_a^2) + \frac{1}{4} \cdot \frac{3 \cdot C_g \cdot W}{1 - \frac{1}{FO}} \cdot V_{DD}^2$$  \hspace{1cm} (2.3)

Figure 2-4 shows the driver energy-per-bit cost to reach $ER = 6$ dB for various values of $IL$. For current modulator device technology, to satisfy data rates up to 30 Gb/s, the intrinsic RC time constant of the device allows designers to choose $R_{mod}$.
2.1.2 Optical Data Receiver

The optical receiver converts optically-modulated data back into the electrical domain by sensing a photocurrent produced by the PD. In contrast to traditional optical receivers which utilize various power-hungry trans-impedance amplifiers (TIA) to combat the large PD parasitic capacitance, monolithic integration offers the opportunity for much-simpler, energy-efficient receiver circuits due to low PD parasitic capacitances. In this section, we illustrate the relationship between sensitivity and power consumption across ranges of data rates and parasitic capacitances, for various receiver topologies, including transimpedance amplifiers (TIA) and integrating receivers.

up to 1 kΩ without significant energy penalty, relaxing the modulator optical losses due to contact placement.
Photodiode

An equivalent model of the PD is shown in Figure 2-5a, consisting of a capacitance in parallel with a photocurrent-generating source and series resistance. The PD is connected to the front-end through either a Through-Silicon Via (TSV, $C_p \approx 25\text{fF}$) or low-level metal routing ($C_p \approx 5\text{fF}$). All parasitic series resistances are assumed negligible.

Sense Amplifier

A sense amplifier (SA) is used as a comparator to regenerate the full-swing digital signal. The main factors affecting SA sensitivity are mismatch, settling time, supply noise, and circuit noise. The minimum input signal that allows the latch’s decision nodes to settle to the rails is $v_{\text{sense}} = V_{DD}e^{-T_{\text{bit}}/(2\tau)}$, where $\tau$ is the time constant of the exponential regeneration. Residue offset due to mismatch is compensated by a 5-bit DAC [32] resulting in $v_{OS,\text{res}} = 3v_{OS}/2^5$, with $v_{OS}$ of 40mV taken from [33]. Deterministic ($v_{\text{supply,det}}$) and random ($v_{\text{supply,rand}}$) supply noise estimates were taken from [34] [35]. The PD’s noise is shot-noise dominant [36], and is given by $\sigma_{4,PD} = \sqrt{2qI_{PD}\Delta f}$. $v_{\text{margin}}$ accounts for any other un-modeled noise or non-idealities, and was set to 20mV.
By input-referring the SA's input swing requirements across each of the front-ends considered through the front-end's transimpedance, $R_{FE}$, Equation 2.4 describes the receiver's input current-swing requirement in terms of input photocurrent [2,37].

$$
\Delta I = \frac{i_{sense}}{v_{sense}/R_{FE}} + \frac{i_{OS, res}}{v_{OS, res}/R_{FE}} + \frac{v_{supply, det}}{CMRR \cdot R_{FE}} + \frac{i_{margin}}{v_{margin}/R_{FE}} + \sqrt{SNR} \sigma_n \quad (2.4)
$$

where

$$
\sigma_n = \sqrt{\sigma_{i, circuit}^2 + \frac{v_{supply, rand}^2}{CMRR^2 \cdot R_{FE}^2} + \sigma_{i, PD}^2} \quad (2.5)
$$

The input sensitivity of the receiver can then be computed as $I_{ON} = \Delta I/(1 - 10^{-ER_{dB}/10})$, where ER is the extinction ratio of the modulator and $\Delta I = I_{ON} - I_{OFF}$ is the difference in photocurrents required to meet a given BER requirement.
Resistive Receiver

Figure 2-5a shows a resistive receiver with a SA. Photocurrent is driven across the resistance, $R$, which is the front-end’s gain. The dominant pole is at the input node. Equation 2.6 (with $R_f = R_{in} = R$) shows that the resistor is penalized for its parasitic capacitance through the parameter $k_R$, assumed to be $0.4\, \text{fF/k}\Omega$ [38]. For each data rate and $C_p = C_{PD} + C_w + C_{\text{front-end}}$, the maximum $R$ is computed from Equation 2.6. BER requirements set the minimum $\Delta I$.

Figure 2-5b shows that the receiver is able to sense photocurrents of approximately $10\, \mu\text{A}$ for low $C_p$ and data rate. The sensitivity worsens linearly with data rate as $R$ is traded for bandwidth. The energy-efficiency remains constant due to the dominance of the SA’s digital switching power.

TIA

A TIA (Figure 2-6) breaks the gain-bandwidth limitation of the resistive receiver. Equation 2.7 shows the receiver’s gain and use of feedback to decrease input impedance [36].

\[
BW = \frac{1}{2\pi R_{in} (C_{PD} + k_R R_f)} \quad (2.6)
\]

\[
R_{TIA} = \frac{g_m - g_f}{g_f (g_m + g_{ds})} \quad (2.7)
\]

\[
R_{in} = \frac{g_{ds} + g_f}{g_f (g_m + g_{ds})} \quad (2.8)
\]

Figure 2-7a shows sensitivity-optimized designs for different TIA bias powers. In this relatively small $C_p$ environment, large designs are penalized for their increased gate capacitance, requiring a reduction in $R_{in}$ and therefore $R_{TIA}$ and sensitivity. Figure 2-7b shows sensitivity optimum for various values of $v_{\text{margin}}$.

Figure 2-8 summarizes TIA performance for various values of $C_p$. Though the TIA achieves sensitivity superior to the resistive receiver, the power consumption is considerably worse.
Figure 2-6: Transimpedance Amplifier.

Figure 2-7: TIA design example at $C_p=25\ \text{fF}$, DR=5 Gb/s.

(a) $v_{\text{margin}}=20\ \text{mV}$.

(b) Effect of $v_{\text{margin}}$. 
Current-Integrating Receiver

The third topology considered is an integrating receiver (Figure 2-9a), where the photocurrent is converted to a voltage by integrating it onto a capacitor $C_{INT} = C_{PD} + C_w + C_{SA,in}$. The photocurrent is integrated over a fraction ($k_{INT}=0.7$) of a bit time yielding a front-end gain given by Equation 2.9.

$$R_{INT} = \frac{k_{INT} \cdot T_{bit}}{C_{INT}} \quad (2.9)$$

Figure 2-9 shows that the integrating receiver is the best performing of the three receivers considered. The energy-efficiency of the receiver is dominated by the SA as in the resistive receiver. It should be noted that this simple model has several hidden challenges remaining. The voltage on $C_{INT}$ must be reset or at least charge-shared [12], which is partially accounted for through $k_{INT}$. A small $C_{INT}$ will also suffer from SA kickback, while increasing $C_{INT}$ degrades sensitivity.

2.1.3 Optical Clock Receiver

Clock distribution is critical in synchronizing communication channels and functional blocks in high-performance processors. The simplest optical clock receiver
considered is a receiverless clocking scheme [39]. By alternately illuminating two PDs stacked in series, a clock signal is generated at the internal node. The only circuitry between the PDs and the clocked node are buffers, minimizing added jitter and reducing circuit power consumption. However, a large optical power is required to create the rail-to-rail voltage swing at the PD. As shown in Section 2.1.2, differential TIAs can be used to amplify the signal at the cost of added noise and circuit power [36] [40].

In addition to bandwidth and sensitivity constraints, a clock receiver output must meet a given jitter specification. While $C_p$ is relatively small, it is still much larger than any circuit loading. The voltage transient slope is then approximated by $C_{PD}/I_{ON}$. Any transistor or power supply noise is input referred onto this slope, yielding a timing jitter.

### 2.1.4 Single Channel Link Tradeoffs

To illustrate the interactions between the modulator and receiver and the impact on wall-plug laser power, we perform a power optimization across modulator insertion loss, extinction ratio, and receiver topologies for different link data-rates. Figure 2-10 shows the energy-per-bit breakdowns for four integration scenarios.

In all plots, the laser power is the dominant energy consumer, increasing quickly
Figure 2-10: Data rate tradeoffs for a single photonic link for 4 integration scenarios. $C_P=5\text{fF}$ represents monolithic integration, while $C_P=25\text{fF}$ is expected for a TSV connection to an optical die. Channel losses of 10dB and 15dB correspond to on-chip and chip-to-chip links, respectively.
### Table 2.1: Link Evaluation Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Process Node</td>
<td>32nm Bulk CMOS</td>
</tr>
<tr>
<td>(V_{DD})</td>
<td>1.0V</td>
</tr>
<tr>
<td>Device to Circuit Parasitic Cap (C_P)</td>
<td>5-25fF</td>
</tr>
<tr>
<td>Wavelength Band (\lambda_0)</td>
<td>1300nm</td>
</tr>
<tr>
<td>Photodiode Responsivity</td>
<td>1.1A/W</td>
</tr>
<tr>
<td>Wall-plug Laser Efficiency (P_{laser}/P_{elec})</td>
<td>0.3</td>
</tr>
<tr>
<td>Channel Loss</td>
<td>10-15dB</td>
</tr>
<tr>
<td>Insertion Loss (IL_{dB}) (Optimized)</td>
<td>0.05-5.0dB</td>
</tr>
<tr>
<td>Extinction Ratio (ER_{dB}) (Optimized)</td>
<td>0.01-10dB</td>
</tr>
<tr>
<td>Bit Error Rate (BER)</td>
<td>(10^{-15})</td>
</tr>
<tr>
<td>Core Frequency</td>
<td>1GHz</td>
</tr>
<tr>
<td>SERDES Topology</td>
<td>Mux/Demux Tree</td>
</tr>
</tbody>
</table>

with data rate as aggressive modulation rates force a relaxation of modulator insertion loss and extinction ratio. We can see that the laser power is highly sensitive to \(C_P\), as the laser power for \(C_P=25fF\) is roughly 5X that of \(C_P=5fF\). Though the modulator tries to offset the laser cost by increasing its extinction ratio and decreasing insertion loss, it inevitably reaches a limit on its capabilities. The higher loss simply amplifies the laser power component, resulting in a 3X laser power difference between the 15dB and 10dB loss cases. Matching previous analysis, the optimization chose the integrating receiver as the optimal receiver in all scenarios. Though our results present a grim outlook for the \(C_P=25fF\) (optical die with TSV) scenario, we note that lower losses may be achievable with a dedicated optical die, allowing TSV integration to remain competitive.

### 2.2 Towards a Full WDM Link

Expanding upon our analysis for a single-channel data link, we explore the additional backend components required in a high-speed multi-channel WDM link. We present a model of optical clock distribution and source-synchronous clocking. Then, we outline techniques for tackling resonance mismatches of optical ring resonators, a key challenge in nanophotonic integration.
2.2.1 Optical Clock Distribution

An example point-to-point optical WDM source-forwarded link is shown in Figure 2-1. Clock transmission occurs on $\lambda_0$. At the differential receiver, the signal is regenerated, buffered, and used to clock the other data receivers. Since clock-TX and data-TX share the same clock fabric, relative jitter between the sent clock and data is minimal.

On top of previously discussed benefits of optical links, optical clock signaling does not suffer power from rail injected noise or crosstalk, so no jitter is added in the channel. This obviates the need for an RX PLL/DLL, greatly reducing the power and area overhead. The low latency of optical waveguides also means that all data receivers can operate on the same clock phase.

By accounting for the total clock load at the TX or RX, including wire routing, the power consumption of the clock distribution is modeled for a given clock frequency. The expected timing jitter can be derived from [41]. In Figure 2-11a we fix $C_{PD}$ at 5fF, and plot the total clock power across frequency, with the criteria that the timing jitter at the data receivers is less than 3% unit interval (UI). With higher clock frequency, fewer channels are needed for a given total data throughput, decreasing the distribution endpoint capacitance. As we increase the frequency, the jitter requirement (in seconds) tightens, requiring an increase in power. When $I_{ON}$ increases, the jitter performance of the receiver improves proportionally, allowing for less electrical power. Figure 2-11b shows the power consumption of the TX clock tree, RX clock tree and clock receiver circuit for $I_{ON}=10\mu$A and jitter of 3% UI.

2.2.2 Ring Resonance Mismatch

An integrated WDM link relies heavily upon optical ring resonators to perform channel selection using the ring's resonant frequency. Dependent upon both device geometry and the index of refraction, large ring resonance mismatches can arise from limited process tolerances and temperature changes. For rings built with gate polysilicon on commercial CMOS bulk processes, process variation can result in reso-
Figure 2-11: Power vs. data rate per channel, jitter is fixed to be within 3% UI, and $C_{PD}=5\mu F$

A strong thermal dependence in the index of refraction of silicon causes ring resonances to drift with temperature. $\frac{\Delta f}{\Delta T}$ in the range of -10GHz/K have been observed [42] [44], implying that a shift of several hundred GHz can be expected in a hostile thermal environment, such as that of a high-performance processor. Unlike static process variations, however, thermal fluctuations are time-dependent, requiring active tuning to stabilize ring resonances. At the same time, strong temperature dependence allows for simple and effective thermal compensation of process mismatches. Recently, athermal ring resonators using polymer-based cladding [45] have also been proposed as a solution to undesired thermal-induced resonance drifts. Their inability to be thermally tuned, however, means that any process-induced mismatch must be compensated by UV trimming on a per ring basis, potentially limiting commercial
Table 2.2: Tuning model evaluation parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Aggregate Link Throughput</td>
<td>64Gb/s</td>
</tr>
<tr>
<td>Free Spectral Range (FSR) R=3um ring</td>
<td>4THz</td>
</tr>
<tr>
<td>Heating Efficiency</td>
<td>44K/mW [42]</td>
</tr>
<tr>
<td>Tuning Efficiency $\frac{\Delta f}{\Delta T}$</td>
<td>10GHz/K</td>
</tr>
<tr>
<td>Local Process Variation $\sigma_{rL}$</td>
<td>varies</td>
</tr>
<tr>
<td>Systematic Process Variation $\sigma_{rS}$</td>
<td>varies</td>
</tr>
<tr>
<td>Temperature Range</td>
<td>300-360K</td>
</tr>
<tr>
<td>Process (for electrical backend)</td>
<td>32nm Bulk CMOS</td>
</tr>
<tr>
<td>Tuner Controller Power</td>
<td>10uW/Ring</td>
</tr>
<tr>
<td>Electrical Tuning Limit</td>
<td>50GHz</td>
</tr>
<tr>
<td>Yield Target</td>
<td>99%</td>
</tr>
</tbody>
</table>

scalability.

2.2.3 Ring Tuning Techniques

As explained at the start of this chapter, this section has been omitted from this thesis. Please read [27] for more detail on the ring tuning techniques.

2.2.4 Ring Tuning Model

To evaluate the tuning strategies in [27], we develop a Monte Carlo based tuning model. For each tuning scenario, a set of rings in a ring filter bank with some desired resonances is fabricated. To simulate the effects of local process variations, we randomize the resonance of each ring using $\sigma_{rL}$ and apply global systematic variations using $\sigma_{rS}$. The model then attempts to tune the set of rings across a range of temperatures. If successful, the tuning power cost is reported. The experiment is performed 1000 times for each parameter combination (fabrication bias, number of extra rings, etc.) to find the optimum tuning strategy for a given yield target.

The power needed to perform full thermal tuning is shown in Figure 2-12 across a range of process variations ($\sigma_{rS}, \sigma_{rL}$) and channelizations. Against process variations, the power cost of full thermal tuning is linear with both $\sigma_{rS}$ and $\sigma_{rL}$, stemming from the increase in fabrication bias needed in order to maintain the same yield given higher
Figure 2-12: Tuning power vs process variation at various channelizations for the full thermal tuning scenario.

Figure 2-13: Tuning power vs process variation at various channelizations with an electrical backend capable of bit reshuffling.
Figure 2-14: Tuning power vs process variation at various channelizations with a bit reshuffling electrical backend and electrical assisted tuning.

process variations. The increase in tuning power is also linear with the number of channels, tracking the increase in the number of rings that require tuning.

Using an electrical backend to perform bit reshuffling, we show that tuning power can be successfully decoupled from $\sigma_S$ (Figure 2-13). Local variations ($\sigma_L$) still affect the tuning power, as a larger $\sigma_L$ requires a larger degree of bit-reorder multiplexing. The tuning power also scales gracefully with the number of channels, owing to the decrease in channel-to-channel separation (and tuning distance) of each ring. Electrically-assisted tuning with an electrical backend allows for even further reductions in tuning power. As shown in Figure 2-14, cases with high numbers of channels benefit most as the channel separation is small enough to be covered electrically, without using heaters. Using this backend, we demonstrate a 5-10X tuning power reduction at dense WDM channelizations while maintaining tuning robustness across a range of process variations.

2.3 WDM Photonic Link Evaluation

In this section, we perform a full link-level optimization and evaluation of a WDM link to quantify energy consumption tradeoffs. In our evaluation, we explore links with 4 different aggregate throughput design points, 64Gb/s, 256Gb/s, 512Gb/s,
1024Gb/s, corresponding to minimum, medium, high, and maximum bandwidth scenarios.

Figure 2-15 shows that tuning power dominates at lower data-rates (since there are more channels given fixed throughput) and decreases with data-rate. Modulator, laser, SERDES, and receiver energies increase with data-rate and dominate at high rate-rates. At all throughput scenarios, an optimal energy balance is achieved at around 4-8Gb/s. An overall energy-optimal point occurs at less than 200fJ/bit for a link with 256Gb/s of aggregate throughput and 4Gb/s data-rate.

At the energy optimal point, we see that the energy consumption is roughly an even 3-way split between tuning, laser, and mod/rx/SERDES. As tuning power is now mostly dominated by the backend electrical components, this energy will scale favorably with technology and can be optimized using custom design. A full electrical tuning backend is also unnecessary on both modulate- and receive-side – barrel-shifts and bit-reordering only need to be performed once – meaning backend power can be cut by another 50%. Refinement of photodetector responsivity and parasitic capacitances as well as lower-loss optical devices with improved electrical laser efficiencies can bring about further reductions in wall-plug laser power. It can be expected that energy/bit will drop to sub-100fJ with device development, process scaling and overall link component refinement.

We conclude this section by answering a question brought up early on in Section 1.1: how the cost of photonics compares with its electrical counterpart. We previously calculated that electrical I/O is limited at the package level to $\approx 25\text{Gb/s}/\text{mm}^2$, and that at the package-level, photonics can support $50Tb/s/mm^2$. Figure 2-16 shows the bandwidth density of integrated photonics for a throughput of 256Gb/s compared to the electrical bottlenecks discussed earlier. Again taking the lower, more constraining curve, we can see that at the optimal data-rate, integrated photonics achieve a bandwidth density of more than two orders of magnitude greater than then electrical case, solidifying its position as the next-generation I/O technology.
Figure 2-15: Optimized power vs. data-rate for different aggregate link throughputs for Loss=10dB, $C_P=5$fF. For tuning, we assume a bit-reshuffler backend and electrically-assisted tuning with local variation $\sigma_{rL}=40$GHz and systematic variation $\sigma_{rS}=200$GHz. Note that the number of WDM channels changes with data rate (Channels = Throughput / Data-Rate).
2.4 Summary

Integrated photonic interconnects are a promising solution to the throughput demands of future many-core processors. As an emerging technology, circuit, device and architecture designers require insights concerning the impact of device and circuit parameters on link-level figures of merit. This chapter presented a design-space exploration of a WDM integrated photonic link, facilitated through a set of circuit and device models that captured the optical-electrical tradeoffs of each link component. The modulator model showed the relationship between the modulation energy and the laser power, set through the extinction ratio and insertion loss specifications. Similarly, the optical receiver models demonstrated the degradation of sensitivity with data rate, which translated directly into increased laser power requirement. The impact of clock distribution was factored into the link-level analysis. Finally, ring tuning power was computed, allowing for dense WDM and robustness against process and thermal variations.

Using the models, we performed co-optimization across all link components for a complete WDM integrated photonic link. We found that relatively low (sub 10Gb/s) data-rates per link yielded optimal energy-efficiency across a range of system throughputs. We showed that the photonic link is highly sensitive to parasitic capacitances present at the receiver input and that optical integration using TSVs to connect to
an optical die could result in significant overhead in the laser power. This study illustrated that monolithic integration of photonic components can offer interconnect solutions with high throughput-density and energy-efficiency.
Chapter 3

Optical Data Receiver Design and Techniques

In the previous chapters, we looked at traditional optical receivers designed for telecom applications as well as the work of other groups moving towards more integrated photonic systems. We created a system-level model based on compact representations of each of the components in an integrated photonic system. An optimization of the model showed that the energy-cost can be minimized for a fixed system throughput, and in particular for the throughputs examined in this work the energy-cost-minimum occur at relatively low data rates (below 10Gb/s), as microring tuning costs balances against other electrical costs.

Building on insight from the previous sections, this chapter develops receiver architectures and techniques that target the data-rates motivated by the system-level analysis. The designs we develop take advantage of the availability of a receiverside clock to implement an energy-efficient receiver with a regenerative comparator. This chapter also develops several split-photodiode techniques that are enabled by monolithic integration, where the circuit designer has unprecedented access to the design of the photodiode structure on the same chip.

Three different receiver designs will be detailed. The first is an aggressive, current-sensing latch that interfaces directly with the compact photodiode created through monolithic-integration. The design is completely digital, compact, energy-efficient,
and particularly well-suited for process scaling. The second design is based on a more traditional transimpedance amplifier (TIA). While the energy-cost increases due to the TIA stage, the use of a clocked sense amplifier to resolve the bit decision into digital values results in far lower power than the use of a limiting amplifier. The third receiver is also a TIA, but has been designed as a stand-alone circuit that can be tested with a GSG probe and two DC probes.

Chapters 3 and 4 are largely organized as design and experimental results, respectively. However, we bring measured results into this chapter where it is necessary to motivate certain design decisions that may have changed over the course of the work. One of those decisions comes up very early in this chapter.

3.1 Photodiode Design

Two types of photodetectors are used throughout this work. The first is a SiGe-based photodiode, and the second is a resonant-ring-based defect detector. The focus of this thesis is the receiver design itself, but as will become clear, it is critical to understand the operation of the photodetector in order to design a suitable receiver.

![Optical absorption coefficients for Silicon and Germanium.](image)

Figure 3-1: Optical absorption coefficients for Silicon and Germanium.

For the SiGe photodiode, consider the absorption curves as a function of wave-
length for Silicon and Germanium, shown in Figure 3-1. From the plot, we can see that if a wavelength between \(\approx 1100\text{nm} \) and \(1600\text{nm}\) is used for the link, then the light will propagate through Silicon, but be absorbed by Germanium. In this manner, we achieve both propagation through waveguides, and absorption in the detector. Note that the absorption coefficient curve for SiGe can be represented as a linear combination of the two curves shown depending on the fraction of Ge.

The defect detector utilizes free-carrier generation in ridge-waveguide microrings through sub-bandgap optical transitions involving defect states in the polySi waveguide core [46].

Once a suitable photodetector has been created, we look at how to connect that detector's terminals to a receiver. Figure 3-2 shows several photodiode connection options. In the first case, the photodiode is placed differentially across the inputs of the receiver. One of the key assumptions with this configuration is that the optical photocurrent will not significantly degrade with a low reverse-bias. If this is true, then with this configuration the receiver circuit does not have to tune out significant dark current. The fully-differential placement also helps to decouple noise sources such as those from the supply.

![Photodiode connection options.](image)

In the second configuration, the photodiode is connected to one of the receiver's inputs, with the receiver's second input connected to a reference bias (which may be generated by the receiver itself). This configuration does not rely upon the assumption
that the photocurrent is strong at small reverse-biases. If, however, the dark current is unknown or has potentially large variation, then the circuit will have to be designed to accommodate a large range of dark currents.

The third configuration - and the one that has been used in the latest-generations of our chips - is one where the photodiode is connected with a large reverse-bias, and a second, non-optically-connected photodiode is connected to the reference terminal of the receiver. The advantage of this configuration is that the dummy photodiode can serve to match the dark dark current and capacitance of the optically-connected device. This greatly reduces the requirements on the circuit’s dark-current tuning blocks. As the receivers are monolithically-integrated and fairly compact, the addition of a second photodiode does not significantly increase the area cost of the receiver, as it would in discrete- or hybrid-integration scenarios.

![Figure 3-3: Photocurrent as a function of reverse bias, for SiGe detectors in logic process. Measurement performed by Jason Orcutt.](image)

One of the largest challenges in this thesis was the development of novel, energy-efficient receivers for a technology platform that was still in development. Many of the early assumptions on photodiode performance were challenged and proven incorrect. Figure 3-3 shows measured data from one of the first working photodiode devices in the 45nm SOI process. The photodiode is made using SiGe and is tested at a
wavelength of 1180nm. From the plot, we can see that the optical photocurrent decreases significantly with reverse bias, rendering our initial assumption incorrect. Unless otherwise stated, the receiver designs use the third photodiode configuration in Figure 3-2. However, we note that this assumption is worth re-visiting in future chips, where the photodetector device may have changed (in fact, the most recent generation of the detector, in EOS18, has substantial responsivity at zero-bias). The reason is that with the photodetector placed differentially (and therefore hopefully with little dark current), any issues with matching the reference path go away. A low-dark-current detector reduces the motivation to move back to the first configuration in Figure 3-2.

3.2 Optical Data Receiver: Latching Sense Amplifier

With an understanding of how the photodiodes are designed, we move on with the design of the first receiver topology in this work: a current-detecting, latching sense-amplifier (LSA) [28]. The main principle behind this design is that the latch itself is metastable, and the introduction of a small photocurrent in one of its branches will provide enough imbalance to render a correct bit decision. What makes this topology possible at high data-rates in the first place is the fact that the photodiode capacitances in monolithic integration are relatively small, and therefore should not significantly alter the operation of the latch. Furthermore, by connecting the photodiodes directly to the branches of the latch, we obviate the need for a TIA stage that consumes constant current (hurting energy-cost at lower data rates). In a many-core application, the data receiver could be instantiated several hundred times, and therefore its aggregate energy-cost grows more significant.
3.2.1 Architecture

One variant of the receiver architecture is shown in Figure 3-4. The photodiode is connected differentially across the LSA, followed by a dynamic-to-static (DS) converter and an on-chip high-speed digital testing backend. The receiver operates in two clock phases, receiving one bit per clock period. In a second variation, the optically-connected photodiode is instantiated between the input node and a reverse-bias voltage. A second, non-optically-connected photodiode is connected to the receiver’s negative (reference) terminal in order to match capacitance and dark current. This is the preferred topology.

![Figure 3-4: Optical data receiver architecture. The LSA (a) is followed by an output buffer stage (d) and dynamic-to-static converter (e), before being fed into the digital backend infrastructure (f). The chip has receivers connected to integrated PDs (g) or electrical diode-emulation circuits (h). The simulation model is shown in (i). A cross-section of the implemented PD and optica mode is shown in (j).](image)

In the photodiode (Figure 3-4g,j) we make use of P+ SiGe, which is integrated in the SOI process for PMOS strain engineering and is suitable for optical absorption in the near-IR range [47]. The photodiode is extremely compact and has an estimated capacitance of 10 fF. Early in the project we assumed that since the photodiode is not transit-time limited, increasing the reverse bias does not increase the speed of the device, but will increase the dark current. For this reason we started out with the differential photodiode placement.

The LSA (Figure 3-4a) senses the differential photocurrent and makes a bit decision. During the reset phase (Φ=0), the LSA’s nodes pre-charge high. During the
decision phase ($\Phi=1$), the two branches, $M_{1,3,5}$ and $M_{2,4,6}$, discharge. If an optical-1 is received, photocurrent flows from node IN- to IN+, slowing the discharge of branch $M_{1,3,5}$ and causing it to latch high. Otherwise, imbalance programmed through offset compensation causes branch $M_{1,3,5}$ to latch low. Without the programmed imbalance, an optical-0 will cause the branches to discharge at the same rate, resulting in a random bit decision.

The LSA transistors are carefully sized according to [48] in order to adjust the sampling aperture (time resolution) of the receiver. In particular, transistors $M_{3,4}$ are sized large relative to $M_{5,6}$. This lowers the trip-point voltage of the cross-coupled inverters and ensures that they do not activate too early, which would increase the noise bandwidth of the LSA. Offset compensation is implemented as programmable current-steering (Figure 3-4b) and capacitive (Figure 3-4c) DACs [32], for coarse- and fine-compensation, respectively.

Figure 3-4h shows a diode-emulation circuit that is used to characterize the receiver's performance when decoupled from the optical devices. When the input data is 1, the circuit pulls current from IN-, emulating the photocurrent sourced from that node. A 0-bit sources no current. The diode-emulation circuit is driven by a pattern generator on a separate, programmable clock phase from the rest of the receiver.

The output of the LSA is buffered (Figure 3-4d) to isolate the LSA decision nodes from the data-dependent capacitance looking into the DS (Figure 3-4e). The bits stored in the DS are fed into the on-chip digital test backend for in situ processing (Figure 3-4). The backend, consisting of synthesized PRBS and pattern generators, snapshots, and counters, gathers bit-error-rate and receiver decision threshold data in situ and exports only the collected statistics off-chip.

### 3.2.2 Effect of Capacitance on Receiver Settling

To provide qualitative analysis of the impact of parasitic capacitances and operation frequency on the receiver decision settling time, an equivalent model of the LSA is shown in Figure 3-5. The model is developed on the receiver with the photodiode instantiated differentially between the inputs, but the concepts are easily adapted for
other photodiode configurations.

![Diagram](image)

(a) LSA sensitivity circuit model.  
(b) LSA sensitivity waveforms.

Figure 3-5: LSA sensitivity model.

Figure 3-5a shows the input nodes at the end of LSA reset ($t = 0$), pre-charged high. $I_{cm}$ models $M_{1,2}$ pulling down on the input nodes until cross-coupled inverters $M_{3-6}$ turn on. $C_w$ represents the wiring capacitance from the photodiode to the receiver. The model divides the decision phase into two steps: integration, and evaluation (Figure 3-5b). During the integration phase of duration $T_{eval}$ (Equation 3.1), the photocurrent is integrated across $C_{int} = C_{PD} + C_w/2$, resulting in a voltage difference, $V_{diff} = V_{IN+} - V_{IN-}$, at the onset of evaluation (Equation 3.3).

\[
T_{eval} = \frac{C_w V_{drop}}{I_{cm}} \quad (3.1)
\]

\[
V_{diff} = \frac{I_{PD} T_{eval}}{C_{int}} \quad (3.2)
\]

\[
= \frac{I_{PD} C_w V_{drop}}{C_{int} I_{cm}} \quad (3.3)
\]

\[
V_{out} = A V_{diff} e^{\frac{T_{end} - T_{eval}}{C_w V_{drop} I_{cm}}} \quad (3.4)
\]

\[
I_{PD} = \frac{V_{out} C_{int} I_{cm}}{A C_w V_{drop}} e^{-\frac{T_{end}}{C_w V_{drop} I_{cm}}} \quad (3.5)
\]

The output voltage of the LSA is related to the input voltage difference, $V_{diff}$, through a proportionality constant, $A$. During the evaluation phase, $V_{out}$ regenerates exponentially until $T_{end}$ according to Equation 3.4. Rearranging the formulas, the current-sensitivity of the receiver can be expressed by Equation 3.5.
Figure 3-6 shows through noiseless extracted simulation that for high data-rates where the exponential is not completely settling, wire capacitance, $C_w$, delays the onset of evaluation, shortening the evaluation time and therefore demanding exponentially more input photocurrent. Sensitivity is computed based on an output voltage settling constraint. Note that this is different than the sensitivity definition used in Chapter 4, which is based more directly on the signal strength required to obtain a particular bit-error-rate. The proposed topology may suffer in scenarios where a second die provides the optical transport layer, necessitating TSV or microsolder bumps where $C_w$ may increase above 20 fF [49]. Figure 3-6a shows that for $C_w$ in this range and data rates above 4 Gbps, the sensitivity becomes prohibitively poor. As our photodiode was implemented on the same die as the receiver, the low-metal-layer routing between the photodiode and the receiver results in a small $C_w \approx 2.5$ fF based on slightly more than 10 $\mu$m of wire at 0.2 fF/$\mu$m, exploiting the benefits of monolithic integration. Figure 3-6b shows that the photodiode capacitance, $C_{PD}$, reduces $V_{diff}$ linearly, demanding only proportionally more photocurrent (Figure 3-6b).
3.2.3 Sensitivity

In addition to an output voltage settling-time constraint, it is critical to evaluate the impact of noise and mismatch on the sensitivity of the receiver. We compute the minimum input current signal from a BER requirement as we did in Section 2.1.2.

The minimum input signal required for the exponential to evaluate to the rails is given by \( i_{\text{sense}} = V_{DD} G e^{-(T_{\text{bit}} - T_{\text{eval}})/\tau} \). The time constant of the exponential term, \( \tau \), and conductance, \( G \), are measured in simulation. As in our equivalent model, as the end of the bit time starts to approach \( T_{\text{eval}} \), the receiver’s sensitivity degrades exponentially.

Mismatch in the differential latching receiver also leads to a threshold offset. In order to avoid large latch sizing, which results in increased power, we employ offset compensation circuitry in the form of a 6-bit capacitive DAC. The threshold offset is measured through Monte Carlo simulation. The residual threshold is then given by \( i_{OS,\text{res}} = i_{OS}/2^6 \), found to be negligibly small.

The circuit noise was computed in a transient noise simulation by sweeping the receiver’s input photocurrent threshold and recording the decision statistics. The resulting input-referred noise cumulative distribution function as a function of the LSA’s decision threshold is shown in Figure 3-7, depicting a standard deviation of \( \approx 1 \mu A \).

Photodiode shot noise was computed using the receiver’s sampling bandwidth [50]. Supply noise sources were ignored and no additional margin was added.

Figure 3-8 shows the receiver’s predicted sensitivity as a function of data-rate for \( C_{PD} = 10 fF \) and \( C_w = 5 fF \). We can see that as the data-rate increases, \( T_{\text{end}} \) in our model decreases, demanding exponentially more input photocurrent starting around 5 Gb/s.
3.3 Optical Data Receiver: Transimpedance Amplifier

While the LSA is designed with energy-cost in mind, we also implement a more traditional TIA-based receiver to serve as a benchmark. The main disadvantage of this second receiver is that in addition to a clocked comparator, it requires a TIA front-end at burns static power. The analog front-end also may not scale well with technology. However, the TIA-based receiver does have several advantages. Firstly, it is a very standard receiver, and its operation and governing equations are well understood. In the context of this work as a whole, this is an important characteristic. We are developing a new technology - integrated photonic interconnects - with new photodiode devices still in development and not completely understood. It’s important to minimize energy-cost (as we did with the LSA), but also important to hold some of the variables constant in order to characterize the new devices. The photodiode is attached to the TIA’s input node, resulting in a reverse bias of roughly half of the supply voltage. In contrast to the LSA receiver, the photodiode’s reverse bias does not dramatically change during the course of operation.
3.3.1 TIA Front-end

Figure 3-9 shows a schematic of the TIA front-end. It consists of an inverter with an impedance placed in feedback between the input and output nodes. The impedance can be implemented as a resistor, or by using the effective resistance between the drain and source of a feedback transistor. If a transistor is used, an NMOS and PMOS should be used in parallel to improve the linearity of the amplification.

As with other amplifiers, the key points of study for the TIA front-end are its bandwidth and transimpedance gain. The transimpedance gain is given by Equation 2.7, which as with Figure 2-7a shows that the gain is roughly equal to the feedback resistance, $R_f$. Where the TIA is advantageous is in the fact that the impedance looking into the input node is decreased through the negative feedback. Even in monolithic integration we estimate that the photodiode has a capacitance of $10fF$ to $20fF$. When combined with the gate capacitance from the TIA itself ($\approx 3fF$) and the wiring from the photodiode to the receiver’s input, the input pole is will still dominate the circuit’s bandwidth.

The performance of the TIA front-end in the 45nm SOI logic process is summarized in Table 3.1. The impedance of the feedback transistors is roughly equal to the TIA’s
For the memory-process chip, the feedback impedance was implemented with resistors (Figure 3-10). The sizing of transistors $M_N$ and $M_P$ again follows from Equations 2.6, 2.7, 2.8. As with the TIA in the logic platform, two gain settings were implemented to facilitate a study of gain and sensitivity, and provide more configuration options for use with a photodiode whose performance was still unknown at the time of design. The performance of that frontend is given in Table 3.2. The capaci-
tance at the input node due to the TIA is \( \approx 15\text{fF} \) - a considerable load. As a point of reference, a 40fF capacitance at the input node combined with a 1k\( \Omega \) impedance looking into the TIA results in a 3dB bandwidth of 4GHz, able to support a data-rate of little more than 5.5Gb/s.

![TIA front-end in 0.180\( \mu \text{m} \) bulk memory process.](image)

**Figure 3-10:** TIA front-end in 0.180\( \mu \text{m} \) bulk memory process.

| Feedback             | \( R_1 \) | \( R_2 \) | \( R_1||R_2 \) |
|----------------------|----------|----------|---------------|
| Resistance (k\( \Omega \)) | 2.8      | 8.4      | 2.1           |
| Gain (k\( \Omega \))    | 2.8      | 8.1      | 1.9           |
| Bandwidth (GHz)        | 4.4      | 2.4      | 4.3           |
| \( R_{in} \) (k\( \Omega \)) | 0.6      | 0.9      | 0.5           |

**Table 3.2:** TIA front-end performance in 0.180\( \mu \text{m} \) bulk (simulation).

Figure 3-9 also shows a block labeled IDAC. The purpose of this block is to provide a programmable current-DAC that can tune out potentially large dark currents generated by the photodiodes (even when not optically-connected). In practice, this current-DAC has also been used to improve the bias points of the TIA and sense-amplifier.

### 3.3.2 Sense Amplifier

Once the TIA has converted the input photocurrent to a voltage signal (with as much gain as possible while satisfying bandwidth requirements), the voltage signal is regenerated to a fully-digital signal by a traditional sense-amplifier, shown in Figure 3-9. As with the LSA detailed earlier in this chapter, the sense-amplifier is employed
here due to its energy-efficient operation facilitated through the presence of a receiver-side clock.

The design and sizing of the sense amplifier is similar to that of the LSA in Section 3.2.1, with the sizing again following [48]. Furthermore, most of the heavy-lifting has already been done by the TIA front-end. The signal has been amplified, and just has to be converted to a rail-to-rail signal. We do, however, note that the equivalent model developed in Section 3.2.2 applies to a voltage-sense-amplifier as well: if an increasing data-rate results in the reset signal decreasing the latch's evaluation time, then an exponentially-larger input signal will be required in order to compensate. In fact, we will see this in Chapter 4 where this design is implemented in a slow, 0.180μm bulk CMOS memory process.

3.4 GSG Transimpedance Amplifier Test Site

One of the major themes of this thesis is experimentation and iteration. When we get chips back several months after submission, we often need to quickly evaluate whether the devices perform as intended (with the circuits), as there may be another tapeout where we have an opportunity to make corrections. To mitigate the tight timeline, we developed a two-chip pipeline. On each run, one chip contains an array of devices, while the other contains the larger digital circuit system. As the device chips became more sophisticated, we began implementing very simple circuits that can be tested using only GSG- and dc-probes. The advantage here is that we can quickly try different processing steps on the die and then test them immediately, rather than waiting for costly bonding and packaging.

In order to evaluate the photodiode performance, we implemented a simple TIA-based receiver (Figure 3-11) that is easily configurable and able to be tested with GSG and DC probes and a single optical fiber. The design is similar [51].

The TIA is configurable through two current mirrors that either add or subtract current from the input node, effectively raising or lowering the threshold of the receiver. Figure 3-12 shows the gain and phase margins of each of the two TIA stages.
The plots demonstrated the stability of the receiver stages (phase margin does not decrease by 180-degrees before unity-gain is reached).

Figure 3-12: GSG TIA stage gain and phase (simulation).

Figure 3-13 shows the performance of the GSG TIA. The total gain of the TIA stages is $12k\Omega$. For the reader that may want to use the receiver in an analog application such as an ADC, the linearity of the TIA stages is measured to an effective number of bits (ENOB) of 6.8 for an input sinusoid at 5GHz with amplitude of 5μA. Note that this is not the aggregate lineary of the TIA with the buffers, as the purpose of the buffers is to rail the signal in order to drive the GSG pad itself. Total simulated power consumption is 5mW, with the output dominating (Figure 3-13b).
3.5 Photodiode Parameter Impact on Receiver Suitability

Photodetectors can be characterized by several technological parameters, such as bandwidth, responsivity, dark current, and capacitance. We briefly touch on the suitability of each of the receivers based on some of these parameters.

Both TIA and LSA receivers require sufficient bandwidth from the photodetector in order to detect the bit correctly. This is fundamental to system design and not unique to optical systems. Both designs also benefit from increased photodiode responsivity, which increases the photocurrent for a fixed optical power and therefore improves the receiver’s optical sensitivity.

Dark current and photodiode capacitance can have a stronger impact on the choice of topology. Consider first the LSA, where we saw that the input capacitance can affect the large-signal operation of the circuit. A large capacitance slows its evaluation and causes the evaluation phase to run into the end of the bit-time, exponentially decreasing sensitivity. In this high-capacitance scenario (such as hybrid or discrete integration), the LSA is a poor choice. The TIA on the other hand, can trade gain for bandwidth, and accommodate a larger input capacitance. Additional gain stages
may be required after the front-end (consuming more power), but the topology has been shown to accommodate larger capacitances.

Dark current also has different effects on the two receivers. With a dummy-photodiode implemented, the two branches of the LSA will simply discharge more quickly in the presence of a large dark current. The TIA, however, has a more critical problem. While a dummy-photodiode can provide a suitable reference for a TIA-based receiver, the large dark current may drastically affect the bias point of the TIA. For example, a 100\(\mu\)A dark current (which is in the range that we have experimentally observed), being fed into a TIA front-end with a transimpedance gain of 10k\(\Omega\) results in a difference of 1V across the TIA, which is well outside of its linear region of operation. While offset-compensation and dark current tuning circuitry has been applied to both the TIA and the LSA, we note that the TIA is particularly vulnerable not only to dark current mismatches, but also large dark current magnitudes.

### 3.6 Photodiode Splitting

Understanding the impact of the settling time and noise, it is possible to further optimize the receiver, leveraging the monolithic integration once again for a closer interaction between the photodiode and the receiver circuit.

Figure 3-14 summarizes the different ways that the monolithically-integrated-photonic designer can adapt the photodiode design to create different receiver-system functionality. Figure 3-14a shows a standard, single-ended configuration with a dummy-diode, detailed earlier in this chapter. Figure 3-14b shows how DDR functionality can be enabled, with two copies of a receiver circuit operating on two different clock phases. Figure 3-14c shows how to connect two receiver to a split-photodiode in order to implement at DFE. Figure 3-14d shows another method that effectively splits the photodiode. Here, a waveguide splits the optical power into two and directs the signal to two separate photodiodes. While this technique is likely less area-efficient, it can be used with a photodiode design that may not be easily inter-digitated.
Figure 3-14: Single-rate, split-diode, and DFE photodiode configurations.
3.6.1 Double Data Rate

The limiting sensitivity factor at higher data rates is the settling-time term \(i_{\text{sense}}\) in Equation 2.4. By operating the receiver at half the rate, we can double the value of \(T_{\text{end}}\), giving the exponential regeneration phase much more time to settle. In order to keep the data-rate on the channel the same, we need two receivers and a DEMUX. Since monolithic integration affords us a high degree of control over the design of the photodiode, we can simply interdigitate metal contacts to break it into two separate photodiodes, each connected to a separate receiver. While one receiver is integrating and evaluating the input signal, the other is resetting. As a result of the photodiode splitting, only half of the total photocurrent will go to each receiver, requiring 2X the laser power, but this is still better than a higher exponential factor.

Figure 3-8 plots the sensitivity of the receiver for both photodiode split and unsplit cases. By splitting the photodiode and doubling \(T_{\text{end}}\), the exponential term begins to dominate only at much higher data rates. A factor of 2 is applied to the total sensitivity computed in Equation 2.4, reflecting that each receiver only gets half of the photocurrent. Should higher rates be desired, the photodiode can be split again, further increasing \(T_{\text{end}}\) and suppressing the exponential \(i_{\text{sense}}\). Careful partitioning of the photodiode fingers ensures that each receiver's photodiode gets a roughly equivalent share of the incident optical power.

This split-photodiode enables double-data-rate (DDR) receivers which are very useful in parallel source-forwarded links, where a data-pattern of 101010 on one of the transmitted wavelength-channels can be used as a receive clock and directly applied to all of the DDR receivers.

3.6.2 Decision Feedback Equalization

While the split-photodiode is presented in the context of enabling DDR, another interesting application exists in decision-feedback-equalization (DFE). DFE can be used to mitigate bandwidth limitations, such as those at the input to the receiver or even at the modulator device or driver. A DFE works by adjusting the decision
threshold of the receiver based on the previous bit. For example, if the most recently received bit is an optical-0, then the decision threshold is moved slightly above the optical-0 threshold level. If the most recently received bit is an optical-1, then the decision threshold is moved slightly below the optical-1 threshold level. The result is that the receiver is able to easily resolve both the case where the next bit is the same as the most recently received and the case where the next bit is different. A DFE decreases the amount that a signal needs to change in order to have the bit-decision change, which helps bandwidth-limited signals that transition more slowly.

A DFE can operate by having the value of the most recently-received bit dictate the decision threshold of the receiver. By using the split-photodiode technique, however, we can set up two receivers, each with a decision threshold set for one of the two cases described (Figure 3-14). The receivers operate on the same clock phase, and both make a bit decision each clock period. The receivers are fed into a MUX, which selects which receiver-decision to output based on the previous bit value. The advantage here is that low-bandwidths earlier in the link can be mitigated. The DFE implementation comes at the cost of reduced data-rate and sensitivity though, since a single optical signal is driving two photodiodes and receivers.

3.7 Summary

This chapter presented designs and techniques for monolithically-integrated optical receivers. The design of three main receivers were details. First, we examined a compact, all-digital current-sense-amplifier with aggressive energy-cost. An equivalent circuit model of the receiver was developed in order to provide insight on the effect of photodiode and wiring capacitance. The second receiver topology detailed is a more conservative TIA-based design. The TIA-based receiver suffers from an increased energy-cost due to the addition of an analog front-end, but provides a more stable interface with the photodiode. A simple TIA used for photodiode characterization was also shown.

After the three receiver topologies were examined, the equivalent circuit model
of the LSA was used to develop a split-photodiode technique enabled through monolithic integration. The technique was shown to enable double-data-rate operation to achieve higher data-rates, and decision-feedback-equalization to mitigate the effects of bandwidth bottlenecks earlier in the channel.
Chapter 4

EOS Photonic Technology Platform

This thesis has so far described how an integrated-photonic system should be put together from a system-level standpoint. Energy-costs and throughputs were taken into consideration to develop a methodology for determining the optimal data-rate for each wavelength-channel. The analysis also facilitated a fair comparison between electrical and optical IO, demonstrating that optical IO achieves bandwidth densities better than two orders of magnitude over its electrical counterpart.

After developing a systems-level perspective, we focused on the design of one of the critical components in the optical link: the optical data receiver. We explored two main receiver topologies - a current-sensing latching receiver and a more traditional TIA-based receiver - each of which made use of the presence of a receive-side clock and sense-amplifier in order to efficiently regenerate the signal. A third receiver was developed for ease of testing. We developed multiple techniques surrounding a split-photodiode design. These techniques are particularly relevant here as they are only possible in a tightly-integrated environment, where a circuit designer has unprecedented control over the design of the photodiode.

In the following sections we detail the integrated photonic technology platform upon which work from this thesis is built and verified. We describe an overview of the chips, the experimental setup, and the key results throughout several generations
of testing that ultimately enabled record-setting optical receivers and link demonstra-

tions.

4.1 EOS Chip Architecture

The EOS integrated photonic technology platform is a series of chips developed in order to test a wide range of photonic components. Through the platform, we have characterized a host of individual devices and circuits, as well as demonstrated WDM chip-to-chip links. While this thesis covers several generations of EOS chips, we'll detail the overall architecture through EOS18 - a recent test chip. Figure 4-1 shows an overview of the EOS18 system chip. The chip has several functional areas, of which we'll focus on the array of test cells. Each cell is an independent test site with its own modulator driver circuit, receiver circuit, and high-speed digital backend. The circuits are connected to a number of different photonic component variants, enabling the engineer to quickly measure a variety of devices through simply reprogramming the chip and moving the optical fiber inputs if necessary.

On the TX side, the high-speed digital backend consists of dual 31-bit PRBS generators that are muxed inside the modulator circuit block in order to create a DDR modulated signal. The PRBS generators also drive on-chip snapshots that can be used to double-check the pattern that is being fed to the modulator. On the RX side, the receiver circuit drives two snapshots with two data-patterns that have already been demuxed. The receiver output is also fed into a high-speed counter that can be programmed to either count the output bits or the bit-errors (through comparison with an RX-side self-seeding PRBS). The digital backend is very reconfigurable and enables measurements to be performed in situ, with only the statistics exported off-chip.

The EOS technology platform was also implemented in a memory process through collaboration with Micron Technologies. Figure 4-2 shows the chip architecture of one of the memory chips fabricated - D1L. From the figure, it is clear that the overall architecture is quite similar to that of the logic EOS chips. One of the key dis-
tinctions is the fact that these chips were fabricated in a 0.18um process, which is considerably slower than the 45nm SOI logic process. As a result, a higher degree of (de-)serialization (8-to-1 as opposed to 2-to-1) was required in order to get the channel data-rates up to specification. Modifications were also made to the receiver and transmitter.

4.2 Integrated Electronic-Photonic Test Setup

The EOS platform integrates electronic and optical components to the highest degree possible, and as a result demands a unique hybrid test setup that is capable of both electronic and optical testing. The lab testbench must house an EOS platform chip, providing it with the necessary electronic control (low-speed) and clock (high-speed) signals. On the optical side, the testbench must position optical fibers above the chip at various angles while aligning them with micrometer precision. Additionally, due to the experimental nature of the work, the chips must be interchanged
quickly, allowing different designs, chips, and wafers to be tested efficiently.

Figure 4-3 shows the electronic-photonic testbench. Light from a laser source (not shown) propagates down an FC/PC optical fiber. A polarization controller changes the polarization of the incident light such that maximum coupling is achieved through the on-chip gratings. The polarization-corrected light then connects to either a lensed fiber (for the 45-nm SOI process) or a cleaved fiber (for the 0.180µm bulk process), aligned to the grating through the Left Fiber Mount. The Right Fiber Mount aligns the output fiber to the output grating. The optical signal can then be fed to a power meter for waveguide-loss measurement, or to an oscilloscope to observe an optical eye-diagram. An IR camera mounted above the chip provides visualization for both fiber alignment and optical absorption throughout the chip.

The EOS platform chip itself is mounted onto a PCB through which the power, ground, electrical control, and high-speed clock signals are routed to the chip package. Much care is taken with the PCB design in order to keep board components from
interfering with the optical fiber positioning stages. The PCB is firmly mounted, and electrical cabling tied down to avoid the board (and chip) from moving while the fibers are coupled in. Movement could result in the fibers becoming misaligned, or much worse the chip becoming damaged through fiber contact.

Figure 4-4 shows a closer view of an optical fiber coupling into an EOS chip. On the left, we can see an optical fiber mounted to a variable-angle fiber holder being positioned above an EOS chip. The chip die sits in an open-cavity package, mounted to the PCB through a quick-release Zero-Insertion-Force (ZIF) socket. No output coupler is mounted on the Right Fiber Mount in this figure. On the right-hand figure, we can see a picture captured from a side-view camera. The image shows two fibers positioned above an integrated photonic die, and provides the reader with a sense of scale. The optical fibers are roughly 100μm in diameter, and at this zoom
the lensing at the tip of the fiber is visible. Note that grating couplers that do not require lensed fibers can be designed and were in fact used on the memory process chips.

A second optical table was built to serve two purposes. First, it is a highly-portable test station that was used as a demo at ISSCC 2013 [52]. Second, it enabled a chip-to-chip link experiment, where two optical chips could be optically-connected through a fiber patch-cord. Figure 4-5 shows the second table and its configuration with the first table in a link setup.

### 4.3 Enabling Low Loss Waveguides in 45nm SOI: Substrate Removal Electronic Verification

Significant prior-work has been done in this project to drive down the loss of the waveguides [53], and one of the key challenges has been how to enable low loss waveguides while ensuring that electronics remain un-affected. This resulted in
more-complex-than-usual packaging and processing strategies that standard circuit designers would not have to consider (for example, we use a fairly expensive ceramic package that is compatible with clean room facilities for post-processing).

Partial-substrate-removal is one of the processes that our team has developed in order to decrease waveguide loss. However, the process must be fine-tuned for each new technology, and this takes time. In order to assess the viability of a full-substrated-removal strategy, we implemented a set of ring-oscillators on the logic chips and tested their performance before and after substrate removal. Figure 4-6 shows the ring oscillator schematic and Figure 4-7 shows the stage delay results on both non-processed (NP) and substrate-transferred (ST) die. Four different oscillator lengths were used (3-, 5-, 7-, and 9-stage oscillators). A series of buffers drive the output NMOS transistor with a 50Ω external load. A spectrum analyzer was used to measure the output frequency.

From the figure, we can see that not only do the transistors still function after a full substrate removal, but their stage delays are not noticeably affected. While this is a small circuit and may not suffer from the temperature variations that a large, digital design will, it provides enough evidence that more complex circuits will survive the full substrate removal and transfer.
4.4 Optical Data Receiver: Logic

With a testing-friendly chip architecture, an electronic-photonic testbench, and a process to enable photonics all in place, we proceed with the testing of the receivers designed in Chapter 3. We begin with the EOS chips implemented in a logic process: commercial 45nm SOI CMOS.

4.4.1 Low Bandwidth Detection (EOS4)

The first optical receiver results obtained from the EOS platform were on the EOS4 test chip, with the LSA receiver detailed in Figure 3-4. The photodiode designs that were implemented with the receiver are shown in Figure 4-8. In Figure 4-8a the photodiode is implemented as an absorption-type receiver where the optical power is absorbed along the length of the device. In order to maximize the photocurrent, the device must be relatively long. As a result, the capacitance is increased and reduces the receiver's sensitivity. Figure 4-8b shows a second option where the detector is
integrated into a resonant ring. When the ring is tuned to the particular wavelength channel of the incoming signal, the light becomes confined in the ring. During each round-trip, part of the light is absorbed, allowing for a smaller PD length and therefore less capacitance and better sensitivity. The figure also shows how two PDs can be implemented in the same wavelength-channel, enabling the PD split described.

Figure 4-9 shows two DC photocurrents generated by a 1310-nm wavelength laser, coupled into the chip through a vertical coupler and horizontal waveguide made with front-end body Si. The receiver's threshold is swept using the offset circuitry (Figure 3-4b,c) while recording the output decision statistics. Photocurrent values were de-embedded from DAC settings through simulation. Though the receiver was able to detect photocurrent from the PD, a foundry error in the SiGe mask definition limited the achievable PD bandwidth in this chip.

Figure 4-10a shows the receiver's sensitivity vs date rate for different supply voltages. Sensitivity is measured on a PD-connected receiver (Figure 3-4g,j) as the width of the transition region (Figure 4-9) of an optical-0. As clock frequency increases, sensitivity degrades exponentially as predicted by our model due to the decrease in $T_{end}$. The sensitivity degrades with reduced supply voltage, as $I_{CM}$ in Equation 3.5
will decrease with reduced $V_{DD}$, increasing the length of the integration phase, but decreasing the length of the exponential evaluation phase. We note that this is a purely electrical measurement.

Figure 4-10b shows the energy-cost of the receiver. The linearity emphasizes the digital design, with power following $P_{digital} = f CV_{DD}^2$, keeping the receiver energy-cost $\approx 50$ fJ/b across a range of frequencies. The power breakdown is shown in Figure 4-11b. While the latch power is dominant, experimental infrastructure such as capacitive DACs used for link analysis and eye-diagram measurement are shown to be equally expensive. This cost can be reduced in the future. The receiver’s current-DAC was not needed and was shut off, consuming no power.

Figure 4-11a shows the bit-error-rate eye diagram of the receiver when configured with a PD-emulation circuit (Figure 3-4h). Clock phase and receiver threshold were swept for a 31-bit PRBS data sequence at 3.5 Gb/s and a supply of 1.1 V, and error statistics were gathered in situ using the digital backend. Clock rates above 3.7 GHz caused timing violations in the digital testing backend. A die photo is shown in Figure A-1b. The chip contains 72 test cells that implement combinations of optical modulators and receivers. Each receiver has a circuit area of $108 \mu m^2$ and PD area of $416 \mu m^2$. 

92
4.4.2 Gigabit Optical Receivers

In order to evaluate the PD performance early on, we implemented a simple TIA-based receiver (Figure 3-11), that is easily configurable and able to be tested with GSG and DC probes and a single optical fiber. In combination with independent photodiode test sites, we search for the best-yielding photodiode designs from the run.

Figure 4-12 shows the photodiode performance from one of the better-performing designs on the EOS16 device chip (Figure A-1i). The figures show several promising features. First of all, the dark-current of the photodiode is very small (less than a $\mu$A). While the receiver circuits have been designed to offset large dark currents, the nominal operating point of the circuits is for small dark currents. We can also see that the photodiode exhibits a large photocurrent (more than 10 $\mu$A) that should be detectable by reasonably sensitive receiver circuits. We note that the photocurrent generated increases with decreasing wavelength, as the wavelength further enters the absorption range of the SiGe.

The receiver in Figure 3-11 was connected to the more promising photodetectors and an optical clock pattern (1010) coupled into the chip through a grating coupler.

Figure 4-9: The receiver’s ability to distinguish between a DC optical-1 and optical-0.
Figure 4-10: EOS4 Receiver: Measured performance.

Figure 4-11: EOS4 Receiver: Electrical eye diagram and energy-cost breakdown.

Figure 4-13 shows the input optical signal and the TIA's output electrical signal (measured with a GSG probe), for input frequencies of 15MHz and 500MHz. From the plot, we can see that there are actually two effects contributing to the output waveform. There is the optical signal itself, which is a relatively high-bandwidth signal, but there is also a large, lower-bandwidth thermal response that dies away with higher data-rates.

After a modification to the photodiode designs, the first circuits to break the gigabit barrier were on the EOS18 device chip (Figure A-1k). The SiGe photodiode connected to the receiver exhibits sub-μA dark current, responsivity of approximately
0.02A/W, and bandwidths between 200MHz and 5GHz for reverse biases of 0.5V and 5V. Figure 4-14 shows the performance of the promising photodiode. The circuit again consists of a TIA followed by an output buffer that drives a GSG pad. A small addition in this design is a PMOS current mirror to set the bias of the TIA (bias0 and bias1 are current-mirror inputs used to source current to or from the photodiode node, providing offset compensation in both directions).

The TIA and GSG structure was repeated 15 times on the device chip in order to test 15 different photodiode devices. The photodiodes were replicated elsewhere on the chip with their connections made directly to DC pads so that their I-V char-
Figure 4-14: SiGe photodiode performance (EOS18, measured by Ashwyn Srinivasan).
acteristics can be measured. Figure 4-15 shows the layout of one of the photodiode test sites connected to a GSG-TIA receiver. A fiber and grating couple a modulated optical signal into the chip from the right. Once in the chip, the optically-modulated signal travels down a short waveguide until it reaches an absorption-type photodiode (under the area shown in the diagram). The photodiode is connected to the receiver TIA, which converts the optical signal to an electrical one, and buffers up the signal to drive an output pad.

![Diagram](image)

Figure 4-15: GSG-testable gigabit TIA in 45nm SOI.

The resulting eye diagram is viewable on an electrical oscilloscope. Figure 4-16 shows the receive eye diagrams at 1Gb/s and 1.5Gb/s. This result represents the first gigabit optical detection for the project, and marks a major milestone.

4.4.3 Multi-Gigabit Optical Receivers

The work from the previous sections has shown that photodetectors and receivers can be integrated onto the same die and operate at gigabit rates. In this section, we detail a fully-monolithic, multi-gigabit receiver integrated into a synthesized, high-speed digital backend.
TIA-biased receiver

As discussed earlier, TIA-based receivers that make use of a limiting amplifier are expensive and not well-suited to many-core applications where they will be replicated many times throughout a chip. We employ a TIA front-end followed by a clocked comparator known for energy-efficient operation. In a many-core link, the comparator will make use of a source-forwarded clock traveling on a parallel wavelength-channel. The photodiode was a version of the diode measured in Figure 4-14, shortened by a factor of $\approx 2$.

The TIA (designed in Section 3.3) uses both NMOS and PMOS transistors for feedback resistance to improve the linearity of the amplifier. A current-steeering DAC connected to the input of the TIA is used to offset dark current, bias the TIA, and/or sweep the decision threshold. The comparator consists of a traditional Sense Amplifier (SA) that uses capacitive DACs for offset compensation and threshold-sweeping functionality required to measure and eye diagram. The output of the SA, which resets once every bit period, is fed into a dynamic-to-static block. The high-speed digital backend records the receiver’s bit decisions and errors in situ, exporting only statistics and pattern snapshots off-chip.

Figure 4-17 shows the receiver’s performance when operated from a 0.9V supply, with photodiode reverse bias of 0.45V. Although the bandwidth of the photodiode
is only 200MHz at this bias voltage, the relatively mild roll-off enables operation at up to 2.5Gb/s. A separate bias would enable operation at rates well above 10Gb/s in future designs. The BER eye diagram shows an open ey at 2.0Gb/s, at a sensitivity of 10μA (average photocurrent) and BER < 1e-10 for a PRBS31 input. At this operating point, the receiver does not require the use of the current-DAC, resulting in an energy-cost of 165fJ/bit. At 2.5Gb/s where the current-DAC is required to bring the center of the eye within the capacitive-DAC’s range, the energy-cost increases to 220fJ/bit while sensitivity decreases to 15μA. The resulting optical sensitivities at 2.0Gb/s and 2.5Gb/s are -3dBmW and -1.3dBmW, respectively. We note that we are not using a split-diode and DDR in this instance, effectively wasting half of a bit time. The implication is that a 2.5Gb/s result will easily translate to a 5.0Gb/s result with sensitivity degraded by a factor of 2, provided the photodiode can support that bandwidth.

The energy-cost of the receiver as a function of data-rate is shown in Figure 4-18a. The cost is dominated by the TIA and current-DAC, though both components’ costs are amortized as the data-rate increases. The receiver’s digital blocks (SA, dynamic-to-static, clock buffer) have a flat energy-cost component as their power will follow $fCV_{DD}^2$. The static-current component can likely be reduced in future chips, now that more is known about the dark currents and threshold variations that can be
expected.

![Figure 4-18: TIA-based receiver performance vs data-rate (EOS18).](image)

The sensitivity of the receiver is shown in Figure 4-18b. The sensitivity was measured by measuring the optical power levels off-chip and applying a coupling loss of 10dB and responsivity of 0.02A/W. The eye diagram was then recorded in both statistical and BER mode. From the statistical mode we obtained the separation of the 1 and 0 levels in bits. From that difference we subtract the 1e-10 BER eye opening from the BER eye diagram (which represents the vertical margin in the measurement). The power level at the photodiode is then scaled by the margin. Using this method we obtain a photocurrent sensitivity of 10µA at 2Gb/s and 15µA at 2.5Gb/s.

Table 4.1 summarizes the receiver’s performance. Modulator performance is also listed in order to give the reader perspective on overall link performance.

**Latching Sense Amplifier (LSA)**

In Section 3.2 we presented the current-detecting, Latching Sense Amplifier (LSA) as an energy-efficient, aggressive digital design that uses the small capacitance available in monolithic integration to connect the photodiode directly to the current branches of the latch. While the circuit has been used for several of the low-bandwidth results presented earlier in this chapter (including the first-ever optical detection by
Table 4.1: Logic-process transceiver performance summary. Optical receiver sensitivity calculated based on PD responsivity of 0.02A/W.

<table>
<thead>
<tr>
<th>Technology Photonics</th>
<th>45nm SOI CMOS Monolithic</th>
</tr>
</thead>
<tbody>
<tr>
<td>RX Supply</td>
<td>0.9V</td>
</tr>
<tr>
<td>RX Data-rate (Gb/s)</td>
<td>2.0 / 2.5</td>
</tr>
<tr>
<td>RX Efficiency (pJ/bit)</td>
<td>0.165 / 0.220</td>
</tr>
<tr>
<td>Sensitivity (µA)</td>
<td>10 / 15</td>
</tr>
<tr>
<td>(Average Photocurrent)</td>
<td></td>
</tr>
<tr>
<td>RX Sensitivity (dBmW)</td>
<td>-3 / -1.3</td>
</tr>
<tr>
<td>(Average Optical Power)</td>
<td></td>
</tr>
<tr>
<td>RX Area (mm²)</td>
<td>0.0003</td>
</tr>
<tr>
<td>RX $C_{in}$ (fF)</td>
<td>15</td>
</tr>
<tr>
<td>TX Data-rate (Gb/s)</td>
<td>3.5</td>
</tr>
<tr>
<td>TX Energy (pJ/bit)</td>
<td>0.07</td>
</tr>
<tr>
<td>TX Area (mm²)</td>
<td>0.002</td>
</tr>
</tbody>
</table>

a circuit in this project), penetration into higher data-rates has never been achieved. We briefly discuss some possibilities for why the latching receiver has been unable to work at higher rates.

The leading theory as to why the LSA may have trouble detecting higher-rate data has to do with the biasing of the diode. We saw in Figure 3-3 that the photocurrent generated by the diode increases significantly with reverse bias. In its reset state, the LSA should be strongly reverse-biasing the photodiode, generating the most photocurrent for an optical-1. As the latch evaluates, if an optical-1 is detected, then the bias on the photodiode will decrease more quickly, reducing the photocurrent generated. Furthermore, the bandwidth of the photodiode will drop quickly during the evaluation phase, further hurting the possibility of gigabit optical detection.

Properties of the latch unique to an SOI process were also investigated, such as the SOI body effect and hysteresis in the latch's decision. However, LSA implementations in the bulk process in the next section were similarly unsuccessful. Furthermore, the LSA was shown to operate correctly using an electrical diode-emulation circuit in Figure 4-11a, strengthening a theory based on the photodiode's interface with the circuit. Since a larger photodiode reverse-bias needs to be applied to increase
bandwidth, the relative drop due to the LSA will decrease, and we can expect the LSA to operate correctly and with the sensitivity demonstrated with the diode-emulation circuit. If the photodiode has a large dark current, this large reverse bias comes at the cost of increased power. An additional bias for the photodiode also increases the complexity of the circuit.

4.5 Optical Data Receiver: Memory

The over-arching goal of this project is optical memory-access in future many-core processors, and so integrated photonic circuits working in a memory (DRAM) process are a critical component. This section describes the measured results from the memory chips that were fabricated. All of the system components were fabricated in a 0.180um bulk flash periphery process - unsurprisingly slower than the 45nm SOI logic process in the previous section. As a result, multiple design changes were required for both the analog front-end circuits and high-speed digital backend.

In contrast to the Logic work presented earlier, there was only a single generation of designs for the memory part of the project (though there was significant iteration in on the process and photonic devices). As a result, this section highlights the results from one batch of chips: the Micron DIL chips. The first batch of DIL chips had a fabrication error that resulted in transistor poly gate lengths that were 40nm longer (slower) than designed. As a result, the achieved data-rates from the first batch of chips were slower than expected.

4.5.1 Stand-alone Receiver Performance

The optical data receiver (Figure 4-19) consists of a configurable-gain transimpedance amplifier (TIA) followed by a clocked sense-amplifier. To mitigate the slow speed of the process (F04 ≈100ps), we utilize two half-rate receivers operating on opposite clock phases (Section 3.6). The microring photodiode is separated into two electrically-isolated half-photodiodes (half-PD), each connected to one half-rate receiver. A dummy half-PD and TIA serve as a reference for each sense-amplifier while
current and capacitive DACs provide offset compensation and eye-measurement functionality. In this process, higher data-rates squeeze sense-amplifier evaluation time, requiring much larger photocurrents to compensate. The TIA’s static power consumption dominates the receiver energy cost.

The PIN photodetectors utilize free-carrier generation in ridge-waveguide microrings through sub-bandgap optical transitions involving defect states in the polySi waveguide core [46]. Responsivities of $\approx 0.2$ A/W were measured at low biases. Note that this is significantly better than the responsitivity measured in the SiGe detectors in the logic process. Device bandwidth is strongly voltage-dependent, exhibiting 3dB bandwidths of 1.5GHz and 9.7GHz at -1V and -15V biases, respectively. Notably, the defect detectors work in both the low-1200nm and the 1300nm wavelength ranges. Within each range the wavelength must be tuned to the ring of the defect detector.

The inset in Figure 4-19 shows a die photo of the receiver location tested. From photo, we can see how two separate detectors were placed in one microring, with each detector routed to a separate receiver. We can also see the placement of a dummy microring, with two reference detectors. The figure shows that photodetector place-
ment relative to the receiver circuits is an area for improvement - closer placement will drastically reduce wire length (and therefore capacitance).

![Diagram](image)

Figure 4-20: Memory process test setup.

Figure 4-20 shows the experimental test setup for the Memory chip. Light from an off-chip laser source is polarization-corrected and input into a discrete MZI modulator. The modulator is driven by eight time-interleaved PRBS generators programmed onto an ML605 FPGA development board. The optically-modulated light is amplified, again polarization corrected, and coupled into the chip through a grating coupler. The wavelength is tuned until it matches the wavelength-channel of a single slice of the WDM receiver bank. At the correct wavelength-channel, light is coupled into the microring and detectors, and converted to an electrical signal that can be detected by the integrated receiver.

As an early result, Figure 4-21 shows the receiver’s eye diagram for a data-rate of 3 Gb/s. From the plot, we can see that there is a clear opening in the center of the eyes, and that the receiver achieves a BER of better than 1e-9. This batch of chips contained the mask error that resulted in slower transistors. We mark this result as proof that photonics can be enabled in the process, and continue to test chips that have correct gate lengths.

With the gate lengths corrected on a new set of wafers, the data-rates were pushed from lower rates (2Gb/s in Figure 4-22) towards their target 5Gb/s and eye diagram were recorded (Figure 4-23). From the plot it is clear that there is a clean, open eye that achieves a BER of better than 1e-10. An adaptive BER eye diagram measurement script was run to sweep out the eye. The script continues to check a particular phase and threshold value (DAC code) until a bit-error is recorded or until the total number of correct bits is greater than 1e10. This means that the algorithm sweeps
quickly over the high bit-error parts of the eye, but spends time correctly measuring
the bit-error-rate at the center.

One of the unique challenges of this work is that unlike conventional (electrical)
high-speed link testing, many of the optical components drift in and out of alignment
with time constants that range anywhere from hours to tens of seconds. Without
thermal locking loops activated in the receiver, even the receiver's or the electrical
backend's own activity can change the temperature of the chip enough to cause the
resonant frequency to drift. As a result, a seemingly simple experiment can often take a day or more to perform, and this is once an optical photodetector and circuit have been identified. With the development of more advanced system-level control (e.g. thermal feedback loops), and more sophisticated photonic packaging technology (which will keep optical fibers better aligned), these testing problems go away. We discuss them here to emphasize the importance of system-level controls and packaging solutions, and also to give the reader perspective on where time is spent in lab work.

Figure 4-23: Receiver eye diagrams at 5Gb/s on the correctly-processed memory die (DILL).

That bathtub curves generated from the eye diagrams of Figure 4-23 are shown in Figure 4-24. When looking at a double-data-rate receiver, it is important to ensure that there exists a phase where both the even and odd phases of the receiver are error-free. Figure 4-24 shows the BER as a function of phase for one threshold code of each half-receiver. From the plot, we can see that there does in fact exist a range of receiver clock phases where both of the receivers have bit error rates of better than 1e-10.

In Chapter 2 we saw how critical the receiver’s sensitivity was in determining the main operating point for several other link components. The energy-cost and sensitivity of the receiver as a function of data-rate are shown in Figure 4-25. From the plot, we can see that the TIA dominates the energy-cost of the receiver, though its
static power consumption results in an energy-cost that decreases with data-rate. The
digital parts of the receiver (the sense amplifier and dynamic to static converter) have
a flat energy-cost as expected. The sensitivity of the receiver is fairly respectable at
low data-rates, with a photocurrent sensitivity of around $2\mu A$. At higher rates such
as 5Gb/s, exponentially more photocurrent is needed to reach the required BER.

There are two contributing factors to this. The first, described earlier, is the
fact that in this slow process, an increased data-rate reduces the bit time and as a
result reduces the evaluation phase of the receiver, during which the cross-coupled
latch regenerates exponentially. The second part of the problem pertains to a wiring
mistake, visible in Figure 4-19. The photograph shows that the wire that connects
the photodiode to the receiver was made unnecessarily long. As a result, there is
additional capacitance at the input node that was unaccounted for in the initial design.
To give the reader more perspective, examine the eye-diagrams shown in Figures 4-
21, 4-22, 4-23. In all of the plots we can see that the Even (A) path of the receiver has a
smaller eye opening than the Odd (B) path. This is likely attributable to the fact that
the Even path has considerably longer wiring than the Odd path ($\approx 100\mu m$ longer).
While a seemingly careless mistake, keep in mind that the Memory process work
consists of multiple chip templates that each contain more than a hundred devices
with different variations. More sophisticated electronic-photonic development tools

![Figure 4-24: Receiver bathtub curves at 5Gb/s.](image)
will help the designer avoid mistakes like this.

4.5.2 DWDM Receivers

While we have focused so far on individual receiver results, the end-goal here is to demonstrate DWDM link results. Towards that end, we performed a DWDM receiver test, where the wavelength of the optically transmitted signal was tuned to each of the 9 receivers in a DWDM bank. Figure 4-26 shows the testbench diagram, a die photo with the DWDM test row, and the receiver eye diagrams at 5Gb/s for each of the 9 channels as the input wavelength was swept. The result is an aggregate-throughput of 45Gb/s.

The receiver’s performance is summarized in Table 4.2. The modulator and driver performance is listed to give the reader perspective on link performance.
Figure 4-26: DWDM result showing each receiver receiving a different wavelength.

<table>
<thead>
<tr>
<th>Technology</th>
<th>0.180μm Bulk CMOS Monolithic</th>
</tr>
</thead>
<tbody>
<tr>
<td>Photonics</td>
<td></td>
</tr>
<tr>
<td>RX Supply</td>
<td>2.5</td>
</tr>
<tr>
<td>RX Data-rate (Gb/s)</td>
<td>5</td>
</tr>
<tr>
<td>RX Efficiency (pJ/bit)</td>
<td>1.57</td>
</tr>
<tr>
<td>Sensitivity (μA)</td>
<td>125</td>
</tr>
<tr>
<td>(Average Photocurrent)</td>
<td>-2</td>
</tr>
<tr>
<td>RX Sensitivity (dBmW) (Average Optical Power)</td>
<td>-2</td>
</tr>
<tr>
<td>RX Area (mm²)</td>
<td>0.005</td>
</tr>
<tr>
<td>RX C_in (fF)</td>
<td>50</td>
</tr>
<tr>
<td>TX Data-rate (Gb/s)</td>
<td>5</td>
</tr>
<tr>
<td>TX Energy (pJ/bit)</td>
<td>1.22</td>
</tr>
<tr>
<td>TX Area (mm²)</td>
<td>0.006</td>
</tr>
</tbody>
</table>

Table 4.2: Memory-process receiver performance summary. Receiver optical sensitivity based on photodiode responsivity of 0.2 A/W.

To summarize the importance of this section, by developing the photonic platform in Micron's memory process, we have shown that photonic interconnects are viable in
cost-aware mainstream bulk CMOS processes. The optical data receiver was shown to operate at 5Gb/s, and while the sensitivity needs to be improved, methods for doing so were proposed. Even in this relatively old flash-periphery process, we then demonstrated a DWDM receiver bank with a total data-rate of 45Gb/s. This is particularly significant given the pin constraints discussed in Chapter 1. For comparable packaging pitch (fiber vs C4), we achieve 45Gb/s/waveguide - more than an order of magnitude better than DDR4 at 1.5Gb/s/pin. With a working photodiode and receiver combination now in place, a more tailored receiver can be designed to further increase performance.

4.6 Integrated Photonic Links

This thesis develops an integrated photonic platform, a system-level understanding of component trade-offs, and the design of an optical receiver suitable for integrated optical links. Towards that end, we have demonstrated the performance of the optical receiver on its own, operating in a testbench with a fairly ideal, discrete, Lithium Niobate modulator. In this section, we demonstrate the receiver's operation in chip-to-chip optical links. We start off by examining a single-wavelength link, from one Memory chip to another.

4.6.1 Single-λ Link

Figure 4-27a shows a diagram of the test setup for the single-λ link test. A photograph of the setup was presented earlier in this chapter (Figure 4-5). Light from an off-chip laser is coupled onto the first Memory chip through vertical grating couplers at a cost of about 5dB per coupler. The light propagates down an integrated waveguide until it reaches the ring resonant modulator. The modulator imprints data from eight multiplexed on-chip 31-bit PRBS generators onto the optical signal. The optically-modulated signal then propagates down the waveguide and exits through a second grating coupler. The signal travels down a fiber patch-cord and couples into a second Memory die through a third grating coupler. We emphasize that no amplifier
was used to regnerate the signal between the chips.

![Diagram of chip connections](image)

Figure 4-27: Single-λ Memory-Memory link test setup.

At the second memory chip, the optically-modulated signal propagates down an integrated waveguide until it reaches a defect detector tuned to the particular wavelength-channel. In this case, we use the 4th ring in the RX megacell row. While use of the fourth ring increases waveguide loss on the receiver-side chip, that ring was already fairly closely tuned to the transmit wavelength-channel, and so is a convenient receive location. The defect detector creates an photocurrent that is detected by a TIA-based receiver that regenerates the bit decision using a sense-amplifier. The data checked using another eight 31-bit PRBS generators on the RX chip.

Figure 4-28 shows the receiver BER eye-diagrams for the single-λ link. From the plots we can see that a BER of better than 1e-10 was achieved at a data-rate of 2Gb/s.

In order to get the link operating at its target 5Gb/s, the optical power into the second chip had to be increased. This was achieved through the addition of an optical amplifier between the two chips (Figure 4-27b). Figure 4-29 shows the transmit eye diagram coming out of Chip 1, as well as the eye diagrams for the Even and Odd phases of the receiver. We can see that the eye diagrams are open with a BER of better than 1e-10. This is a significant result with respect to today's memory I/O
speeds, especially considering that the fanout-of-4 in this process is 100ps making a 5Gb/s link only a fanout-of-2. As a point of reference for the reader, the 5m patch of cable between the two chips will have approximately 125 bits traveling on it at any time.

While an optical amplifier as used between the chips for this demonstration, it should not be regarded as a major point of concern. The amplifier will only add noise to the signal, degrading the SNR, so the successful detection of a clean receiver-side eye is significant. As for the overall optical (laser) power levels, there are several areas where improvement will obviate the need for an amplifier. We have already discussed how receiver sensitivity can be improved by reducing photodiode wiring length, giving the sense amplifier more time to evaluate (possibly through further photodiode splitting), and further tuning the receiver based on knowledge from the photodetector measurements (e.g. low dark currents). The optical link budget can also be improved by continued process development (lowering waveguide loss), more aggressive grating coupler designs (decreasing coupler loss from $\approx 5\text{dB/coupler}$ to less than $3\text{dB/coupler}$), and further photodetector responsivity improvement.
4.6.2 Multi-λ Link

Having demonstrated a single-λ link from one chip to another, we demonstrate WDM. In order to do this, we make use of the Megacell rows on the TX chip, where multiple modulator rings are located on each waveguide, each tuned to a separate wavelength channel (Figure 4-1). Integrated heaters fine-tune the channel alignment.

The top diagram of Figure 4-30 shows the test setup for the multi-λ link test. Two laser sources are used for the two wavelength-channels. The continuous-wave lasers are combined using an optical coupler, and coupled into the chip through the gratings. Two modulator slices on Chip 1 imprint data onto their respective wavelength-channels, and the two modulated signals continue on off-chip to be amplifier. At the receiver, Slice 0 and Slice 2 are aligned to the wavelengths channels.
The bottom portion of Figure 4-30 shows the resulting eye diagrams. We note here that non-adjacent slices were used on the receiver chip as these were the slices that were closest aligned to the wavelength channels. A miscalculation in the thermal tuning portion of the chip resulted in relatively small tuning ranges for each of the rings. A decrease in the resistance used for thermal tuning in the next generation of chips will solve this problem and enable a wider tuning range for each of the rings. With that functionality in place, adjacent channels will be easily tested.

Figure 4-30: Link eye diagrams for WDM configuration.
4.7 Summary

In this chapter we developed the EOS photonic technology platform. We started by detailing the platform’s architecture, which consists of numerous flexible test cells, each of which interfaces with a variety of optical devices. Platform architectures were explored in both the memory and logic chips. We then looked at several smaller test circuits, such as ring oscillators and GSG-testable transimpedance amplifiers, which were used to evaluate processing steps in the technology as well as provide the first signs of life from promising photodetectors. With a foundation built upon simple circuits and functional photonic devices, we detailed the first-ever operation and performance of multi-gigabit optical receivers in both the bulk CMOS memory and zero-foundry-change, commercial SOI CMOS logic processes. The SOI receiver was shown to be compact, energy-efficient, and achieved excellent $\mu$A sensitivity. The viability of the bulk CMOS memory receivers was demonstrated through chip-to-chip link demonstrations that show both high-speed links (5Gb/s) as well as the first wavelength-division multiplexed links for this project. Additionally, we demonstrated a 9x5Gb/s DWDM receiver bank that achieves 45Gb/s/waveguide - an order of magnitude better than pin-constrained DRAM solutions in the low-Gb/s/pin range.
Chapter 5

Conclusion

This thesis presented integrated photonics as a technology that is set to disrupt traditional communication systems. The platform was presented in the context of memory access in future multi-core processors. After first understanding previous optical receiver designs and their application space, we focused on monolithic integration where the electronics and photonics are integrated onto the same die.

We developed a system-level model of the integrated photonic link, composed of smaller models of each of the individual components (modulators and drivers, rings, waveguides, couplers, ring tuning, and optical receivers). Link-level analysis was performed for a range of total throughputs, and the overall energy-costs of the systems were compared. The work showed that for the range of throughputs explored, an energy-cost optimum can be achieved, and is typically in the range of 5Gb/s to 10Gb/s per wavelength channel. Note that the designer is free to set the channel-rate higher (perhaps in an effort to comply with existing telecom standards), but this may not be the most efficient region of operation.

Once the system-level photonic trade-offs were understood, we focused on the design of the optical receiver. We focused on two different receiver designs: a TIA-based receiver that uses a standard sense amplifier for signal regeneration, and a latching current-sense-amplifier. The TIA base receiver is a more traditional design, while the current-sensing latch is intended to reduce energy cost. An equivalent-circuit model was derived for the LSA, but as the TIA-based receiver has a sense
amplifier, the principles of the model can be applied to both receivers.

With a system-level view in place and two receivers designed, this work presented the EOS integrated photonic technology platform. The EOS platform is designed to enable the testing of a wide variety of circuits and devices, including photonic links. Chapter 4 presented a number of measured results from the EOS platform, focusing on gigabit optical receivers. The work demonstrated the first-ever $\mu$A-sensitivity gigabit optical receiver implemented in a zero-foundry-change, commercial SOI CMOS process. The SOI receiver is compact, energy-efficient, and well-suited for VLSI applications. A receiver implemented in a cost-aware memory process was also measured as a part of a chip-to-chip optical link, in both single-channel and WDM modes. This chip-to-chip link represents the first monolithically-integrated optical transceiver implemented in a bulk CMOS process ever.

The era of integrated photonic interconnects is upon us. This thesis presented numerous circuit and system techniques and integration demonstrations that pave the way to the commercialization and adoption of this high-potential technology.

5.1 Future Work

This thesis demonstrated an integrated photonic platform that combines electronics and photonics onto a single microchip. The platform was developed as part of a link system aimed at solving the bandwidth-energy-cost bottleneck of memory access in emerging many-core processors. However, the integrated photonic platform developed is very flexible and can be adapted to solve a host of other problems. We briefly look at other applications for integrated photonics. We will also outline what the next steps are in order to mature the platform itself.

5.1.1 Roadmap to 1Tb/s

Early on in this thesis we described the potential of integrated photonics as being able to provide energy-efficient links at bandwidths up to 1Tb/s. In this work, the highest data-rate achieved was 45Gb/s aggregate through the WDM receiver bank in
the memory process. While this is significantly smaller than 1Tb/s, there are several small modifications that are being developed that will pave the way.

The first step towards increasing the total bandwidth is increasing the data-rate-per-channel. While the system currently operates at data-rates of 5Gb/s, we can increase the rates to 10Gb/s or 16Gb/s while still operating near the efficiency-optimum. With the channel-rate increased, we can increase the number of channels by both increasing the available bandwidth, and decreasing the space between adjacent channels (Figure 5-1).

At the current ring radii, the FSR (usable system bandwidth) is roughly 2THz. By decreasing the radius (Figure 5-1a), we increase the FSR and the available system bandwidth. As the rings get smaller, however, they become lossier due to increased bending-loss, and the $Q$ degrades. Reasonable advances in the ring design should enable us to double or triple the FSR, creating 2x to 3x the system bandwidth.

Once the system bandwidth has increased, we can also decrease the spacing between channels (and therefore pack more channels into a fixed system bandwidth). In order to decrease channel spacing without suffering increased channel-crosstalk, the order of the system (and therefore the $Q$) must be increased. Figure 5-1b shows preliminary work on designing second-order ring filters and modulators that have a sharper channel response. The second-order filters come at the cost of increased area and thermal-tuning control power.
These three advances are already in development and represent relatively incremental changes to the design that translate to a large increase in total throughput.

5.1.2 Platform Development

The integrated photonic platform has developed significantly from the project's inception. Photonic structures have been parameterized and layouts can now be generated quickly and to specification. The electrical tool flow follows a traditional synthesis-place-and-route flow, and can accommodate the range of required blocks, from custom link components to multi-core processors. Despite this there are several areas for improvement and additional infrastructure that needs to be brought up.

The first (and most critically needed) piece of tool infrastructure is more advanced integrated photonic verification tools. Currently, the photonics and electronics are designed separately, with the physical designs being instantiated together at higher levels of the tool flow. Circuits are checked with DRC and LVS, Photonics are checked with DRC, and automated fill routines create photonic-compatible fill structures. However, the capability to perform a full-system LVS (even treating photonic components as black boxes) does not exist. This has resulted in several hand-drawn connections failing, as they could not be caught by LVS. Additionally, DRC/LVS rules that can test the layers used to create photonic devices are needed. We recently suffered an error where a doping-block layer was accidentally omitted from a small section of waveguide, creating upwards of 10dB loss in that section and rendering the connected system untestable. Once the verification tools have been upgraded, more complex capabilities such as photonic place and route can be developed. Such a system could enable the designer to instantiate functionality, similar to verilog, and have the tool determine where resonant rings, photodiodes, waveguides, and modulators be placed, and tuned to which wavelength-channels. This level of abstraction will be critical as integrated photonic systems continue to develop and scale.

Outside of the tool flow and die-level improvements, both the laser and packaging strategies need to be addressed. The integrated photonic platform chips presented in this work were tested with a variety of laser sources, from commercial tunable
multi-band lasers, to custom-built 1200nm lasers. One of the main advantages of our lower-rate DWDM model is that we assume that a centralized power source is used, amortizing the laser cost across many links. This breaks from the previous paradigm whereby a separate laser is needed for each link, driving data-rates higher in order to decrease the cost-per-bit. While laser energy-cost was taken into consideration in our system analysis, the comb laser source to be used has yet to be finalized. Its integration with the rest of the system is also not clear, and depends on the application area. In a processor-memory-communication application, the laser must be tightly integrated into the computer system, occupying a small footprint. In larger data-center applications, there is a little more flexibility, as one larger laser unit could potentially provide the source for all of the servers in the rack. As far as packaging goes, our strategy thus far has been centered on testability. We have used open-cavity ceramic packages that are compatible with the clean-room tools and enable optical fibers to be moved to various locations on the chip's surface. A commercial system will have each fiber fixed to a pre-determined grating structure, and the method for fixing and aligning that fiber is not yet known.

5.1.3 New Application Areas

In the computational application area, we focused on processor-memory access, where multiple processor cores can talk to each other as well as off-chip memory (DRAM). Extending this idea up one level, there are several applications in the data center where this technology can be applied. In particular, we can take advantage of the distance-insensitivity of optical interconnects and apply that trait to the connection of multiple servers within a rack, or between multiple compute racks. In a single rack, the degree of photonic integration presented in this work could enable multiple server processors to be optically-connected, possibly creating a single, virtual, many-core processor, where the total number of cores is the sum of the cores of all of the optically-connected processors. Again, while such architectures are possible through today's interconnect, integrated photonics makes such an architecture viable. A further extension of this idea could enable the memory of each of the servers to be
grouped into one large pool.

Outside of the data-center there are several application areas that are a much larger departure from the research's origin, such as remote-sensing and advanced radar. There are also applications in medical imaging, and in particular Optical Coherence Tomography (OCT). OCT is a non-invasive imaging technology that uses near-infrared light to obtain cross-sectional and volumetric images of tissue. Notably, the technology can image specimens non-invasively and in vivo, making it an important tool in ophthalmology, gastroenterology and interventional cardiology. However, even the smallest modern OCT systems are not much smaller than a briefcase or small cart, with a hand-held component attached to a cord. The units are also fairly costly and as such are only feasible for use in hospitals or in specialized practices. OCT system consists of little more than a laser, fiber coupler, reference delay, imaging optics and a photodetector. Through discussions with experts in the field, we have learned that a current bottleneck exists between the photodetector and the DSP backend. The integrated photonic platform developed in this work could potentially be ideally suited to address issues of size and cost (through integration onto a single chip), as well as bandwidth (through the integration of a programmable digital backend near the optical path).
Appendix A

Die Photos
Figure A-1: EOS chip photos.
Bibliography


125


