

MITNE-209

A MODULAR APPROACH TO FAULT TREE AND RELIABILITY ANALYSIS

by

Jaime Olmos Lothar Wolf

August 1977

DEPARTMENT OF NUCLEAR ENGINEERING MASSACHUSETTS INSTITUTE OF TECHNOLOGY Cambridge, Massachusetts 02139

NUCLEAR ENGINEERING READING ROOM - M.I.T.

MITNE-209

A MODULAR APPROACH TO FAULT TREE AND RELIABILITY ANALYSIS

by

Jaime Olmos Lothar Wolf

August 1977

Department of Nuclear Engineering Massachusetts Institute of Technology

ABSTRACT

An analytical method to describe fault tree diagrams in terms of their modular composition is developed. Fault tree structures are characterized by recursively relating the top tree event to all its basic component inputs through a set of equations defining each of the modules for the fault tree. It is shown that such a modular description is an extremely valuable tool for making a quantitative analysis of fault trees.

The modularization methodology has been implemented into the PL-MOD computer code, written in PL/l language, which is capable of modularizing fault trees containing replicated components and replicated modular gates. PL-MOD in addition can handle mutually exclusive inputs and explicit higher order symmetric (k-cut of - n) gates.

The step-by-step modularization of fault trees performed by PL-MOD is demonstrated and it is shown how this procedure is only made possible through an extensive use of the list processing tools available in PL/1.

A number of nuclear reactor safety system fault trees were analyzed. PL-MOD performed the modularization and evaluation of the modular occurrence probabilities and Vesely-Fussell importance measures for these systems very efficiently. In particular its execution time for the modularization of a PWR High Pressure Injection System reduced fault tree was 25 times faster than that necessary to generate its equivalent minimal cut-set description using MOCUS, a code considered to be fast by present standards.

Inquiries about this research and for the computer program should be directed to the second author at MIT.

TABLE OF CONTENTS

		PAGE
ABSTRACT		i
LIST OF IL	LUSTRATIONS	vi
LIST OF TAN	BLES	ix
ACKNOWLEDGI	EMENTS	x
INTRODUCTI	N	1
CHAPTER 1:	FAULT TREE AND RELIABILITY ANALYSIS CONCEPTS AND METHODS	11
1.1	Introduction	11
1.2	Fault Tree Analysis	11
1.3	Coherent Structure Theory	15
. .	<pre>1.3.1. Dual Coherent Structures 1.3.2. Minimal Cut-Set and Path-Set Representation of Coherent</pre>	17
	Structures 1.3.3. Simple and Higher Order Coherent	18
	Structure Gates	20
1.4	Probabilistic Evaluation of Fault Trees	24
1.5	Importance Measures for System Component and Fault Tree Events	s 28
	<pre>1.5.1 Structural Importance 1.5.2 Birnbaum's Importance 1.5.3 Criticality Importance 1.5.4 Vesely-Fussell Importance</pre>	28 29 30 30
1.6	Methods for the Generation of a Minimal Cut-Set or Path-Set Fault Tree Description	on33
	1.6.1 MOCUS 1.6.2 TREEL & MICSUP	34 39
1.7	Methods for the Manipulation of Boolean Equations Describing a Fault Tree	42

	1.7.1 SETS	44
	1.7.2 BAM .	47
1.8	Reliability Calculations by a Pattern Recognition Method	59
1.9	The IMPORTANCE Computer Program	68
CHAPTER 2:	MODULAR REPRESENTATION OF FAULT TREES	74
2.1	Introduction	74
2.2	Modular Decomposition of Coherent Systems	74
2.3	The Finest Modular Representation	75
2.4	Reliability Evaluation of Modularized Fault Trees	82
2.5	Reliability Importance of Modules	88
	 2.5.1 Summary of Reliability Importance Measures 2.5.2 The Birnbaum and Criticality 	88
	Measures of Importance for Modules 2.5.3 The Vesely-Fussell Importance Measure	90
	for Modules 2.5.4 Evaluation of the Vesely-Fussell Importance Measures for a Modular-	92
	ized Fault Tree	95
CHAPTER 3:	PL-MOD: A FAULT TREE MODULARIZATION COMPUT PROGRAM WRITTEN IN PL/1	ER 101
3.1	Introduction	101
3.2	Algorithm for the Modular Decomposition of Fault Trees	102
3.3	PL/l Language Features Used for the Represen- tation and Modularization of Fault Trees	-
	3.3.1 Introduction 3.3.2 Structure Variables 3.3.3 Pointers, Based and Controlled	114 115
	Variables 3.3.4 The Refer Option for Based Variables 3.3.5 Bit String Variables	116 118 122
3.4	Definition and Organization of the PROCEDURE Used in PL-MOD for the Modularization of Fault Trees	S 124

•

		PAGE
3.5	The Pressure Tank Rupture Fault Tree Example	130
3.6	INITIAL and TREE-IN	135
3.7	COALESCE	149
3.8	MODULA	158
3.9	BOOLEAN and SYMM	181
	 3.9.1 Description of Higher Order Modules by Means of PROP, PER and VECTOR Structures 3.9.2 Procedure SYMM 3.9.3 Procedure BOOLEAN 	181 187 195
3.10	TRAVEL and TRAPEL	226
3.11	Replicated Modules	230
3.12	Dual State Replicated Components	232
3.13	NUMERO	235
	3.13.1 PL-MOD's Quantitative Analysis of Modularized Fault Trees 3.13.2 STAT-IN	235 238
3.14	DOT, PLUS and MINUP	238
3.15	EXPECT	244
3.16	IMPORTANCE	249
CHAPTER 4:	NUCLEAR REACTOR SAFETY SYSTEM FAULT TREE EXAMPLES	260
4.1	Introduction	260
4.2	TRIGA Scram Circuit	261
4.3	Standby Protective Circuit	269
4.4	High Pressure Injection System for a Pressurized Water Reactor	275
CHAPTER 5:	CONCLUSIONS AND RECOMMENDATIONS	307
5.1	Summary and Conclusions	307
5.2	Recommendations for Future Work	309

PAGE

LIST OF ILLUSTRATIONS

FIGURE	•	PAGE
1.1	Standby Protective Circuit Diagram.	2
1.2	Fault Tree for Standby Protective Circuit.	3
1.3	Fault Tree Symbols.	13
1.4	Fault Tree Example I.	14
1.5	Higher Order Structures for a Set of Three Inputs	22
1.6	Dual Fault Tree for Example I.	38
1.7	EXCLUSIVE OR-Gate and SPECIAL Gates Available in SETS.	45
1.8	Fault Tree Including Mutually Exclusive Mainten- ance Events.	53
1.9	Representation of an Event B, Dependent on the Occurrence of Event A.	56
1.10	Representation of an Event C Dependent on the Occurrence of Events B and A.	57
1.11	Fault Tree Including Common Mode Event A.	58
1.12	Fault Tree Example II in Binary Gate Form.	61
1.13	Fault Tree Example II in its Ordered Form	61
1.14	Equivalent Binary Tree Patterns.	62
1.15	PAT-REC's Library of Patterns Stored in a Tree- like Form	63
1.16	Final Ordered Form for Fault Tree Example II.	65
1.17	Fault Tree Dependencies Reduced Out When y _i = 0 or y _i = 1.	67
2.1	Simple Sub-tree I with no Replications	77
2.2	Finest Modular Representation of Sample Sub- Tree 1.	78
2.3	Sample Sub-tree II with Replications	80
2.4	Finest Modular Representation of Sample Sub- tree II	81

.

		PAGE
2.5	AND-Gate Super-module	97
2.6	OR-Gate Super-module	97
2.7	Higher Order Prime Gate Super-module	99
3.1	Fault Tree Modularization Algorithm Flow Chart	104
3.2	Fault Tree NODES	105
3.3.	Fault Tree NODE.ROOTS	106
3.4	Fault Tree Node Interconnections	107
3.5	Fault Tree Bottom Branch Gate Nodes	107
3.6	Coalesced Gateless Nodes	108
3.7	Modularized Gateless Nodes	110
3.8	Interdependent Nodes in Temporary Nested Module Form	110
3.9	Complete Set of Nested Sub-Modules	111
3.10	Modular Minimal Cut-set Representation	112
3.11	Symmetric Modularized Gate	113
3.12	Modularized Gates as Super-Components	113
3.13	Fault Tree in Binary Gate From	119
3.14	Sample Gate Node	120
3.15	Interdependent Gate Interconnections	126
3.16	Transfer of Gate Interconnections	127
3.17	Internal Gate Interconnections	128
3.18	Boolean Vector Representation	129
3.19	Pressure Tank Example	132
3.20	Pressure Tank Rupture Fault Tree	133
3.21	Simple PROP Structures	170
3.22	Symmetric Higher Order Modules	171
3.23	Simple Gate Module	182

viii

		PAGE
3.24	Higher Order Module	182
3.25	Explicitly Symmetric Modular Gate	188
3.26	Symmetric Higher Order Modules	197
3.27	Pressure Tank Fault Tree with Gates G4,G5,G9 Modularized	199
3.28	Pressure Tank Fault Tree with Gates G4,G5,G9 Modularized and G1,G2,G3 Coalesced.	200
3.29	Ordering of PROP Structure Allocations for a Higher Order Module	206
3.30	Higher Order Modular Composition for the Pressure Tank Fault Tree	209
3.31	OR-Parent Gate Higher Order Module Example I	214
3.32	AND-Parent Gate Higher Order Module Example II	215
3.33	Replicated Leaf Associated with a Module	231
3.34	Dual Component States	233
3.35	Interdependent Gates due to Mutually Exclusive States	234
3.36	Simple Gate Modular Occurrence Probabilities	240
3.37	Prime Gate Modular Occurrence Probability	242
4.1	TRIGA Scram Circuit Diagram	262
4.2	TRIGA Scram Fault Tree	263
4.3	HPIS Simplified System Diagram	276
4.4	HPIS Reduced Fault Tree	277
4.5	"Empty" Nested AND Gate	291
A.l	SAMPLE Problem Fault Tree	316

.

LIST OF TABLES

TABL	E	PAGE
1.1	Minimal Cut-Sets for the SPC Fault Tree	5
1.2	SPC Modularized Minimal Cut-Sets	7
1.3	Canonical Expansion for ClUC2	49
1.4	Canonical Expansion for $C_1 U(C_2 \Omega \overline{C}_3)$	50
1.5	Canonical Expansion for Fault Tree with Main- tenance Events	54
1.6	Basic Event Importance Measures Computed by the IMPORTANCE Code	69
3.1	Pressure Tank Rupture Fault Tree Failure Probabi- lity Data	134
3.2	Replicated Event Nomenclature	143
4.1	Triga Scram Circuit Basic Event Data	267
4.2	Occurrence Probabilities and V.F. Importance Values for the Triga Scram Circuit	270
4.3	Standby Protective Circuit Data	272
4.4	Unavailabilities and Vesely-Fussell Importance Values for SPC Fault Tree	274
4.5	PWR System Identification Code	283
4.6	Component Code	284
4.7	Failure Mode Code	286
4.8	HPIS Reduced Fault Tree Basic Event Data	- 292
4.9	HPIS Reduced Fault Tree Minimal Cut-Set Boolean Matrix	298
4.10	HPIS Reduced Fault Tree Modular Components	299
4.11	HPIS Reduced Fault Tree Modular Unavailabilities	304
4.12	HPIS Reduced Fault Tree Vesely-Fussell Modular Importances	306
A-1	Sample Problem Input	317
A-2	Sample Problem Output	319

second car and second

.

.

ACKNOWLEDGEMENTS

The work summarized in this report was partly performed under the auspices of the U.S. Nuclear Regulatory Commission.

We are especially indebted to Dr. William E. Vesely, Special Assistant for Methodolgy at NRC, for providing the financial support.

In addition, we express our sincere appreciation to Professor Norman C. Rasmussen for his useful criticism, suggestions and for his guidance and interest in this research.

The authors wish to thank Rachel Morton who, with her limitless patience, helped to unravel the intricacies of the PL/1 programming and the compiler at MIT-IPC.

INTRODUCTION

The objective of this research has been to develop and implement the modularization technique for the analysis of operating systems modeled by means of fault trees, and to apply this methodology to safety systems commonly found in nuclear reactors.


In the past the usual approach has been to describe the structure of a fault tree in terms of the minimal sets of basic event failures (cut-sets) causing overall system failure. However since for complex systems, a complete enumeration of its minimal cut-sets is not feasible, it is common practice to generate only the dominant contributor cut-sets, i.e., single, double and triple event fault cut-sets.

Figures 1.1 and 1.2 show the system and fault tree diagrams for a Standby Protective Circuit (SPC) found in reactor safety systems [18]. Inspection of the fault tree demonstrates that it is composed of 29 event inputs and 19 gates. In Table 1.1 a list is provided of the 100 minimal cut-sets associated with the SPC fault tree.

A closer scrutiny of the SPC fault tree diagram and minimal cut-set table indicates that certain classes of minimal cut-sets are closely associated to each other. Thus for example, if gate G8 is thought of as a super-component (i.e., a module) given by

÷,

 $G8 = \{C17, C18, C19, C20, C21, C22; U\}$



- F Inline Fuse
- TS Test switches used monthly test
- LS Level switch tested yearly
- MS Manual switch tested monthly
- PS Pressure switch tested yearly

Figure 1.1 Standby Protective Circuit for Comparison Studies




Figure 1.2 Fault Tree for Standby Protection Circuit

ω




Figure 1.2 Continued Fault Tree for Standby Protection Circuit

TABLE 1.1

MINIMAL CUT-SETS FOR THE S.P.C. FAULT TREE

SINGLE CUT-SETS

l)	C10
2)	C3
3)	Cll
. 4)	C12
5)	C13
6)	C16
7)	C2
8)	C15

DOUBLE CUT-SETS

1)	C17,	Cl		10)	C20,C1
2)	С17,	C14		11)	C22,C1
3)	C18,	Cl		12)	C22,C14
4)	C18,	C14			
5)	C19,	Cl			
6)	C19,	C14			
7)	C21,	Cl			

8) C21, C14

9) C20, C1

1) C4,C5,C6
2) C7,C5,C6
3) C4,C8,C6
4) C7,C8,C6
5) C17,C25,C24
6) C4,C5,C9
7) C18,C25,C24
8) C19,C25,C24
9) C7,C5,C9
10) C21,C25,C24
11) C20,C25,C24
12) C22,C25,C24
13) C17,C27,C24
14) C4,C8,C9
15) C18,C27,C24
16) C19,C27,C24
17) C21,C27,C24
18) C7,C8,C9
19) C20,C27,C24
20) C22,C27,C24
21) C17,C25,C26
22) C17,C25,C28
23) Cl7,C25,C29
24) C18,C25,C26
25) C18,C25,C28
26) C18,C25,C29
27) C19,C25,C26

6	
TABLE 1.1. CONTINUED 28) C19,C25,C28	55) C22,C27,C28
29) C19,C25,C29	56) C22,C27,C29
30) C21,C25,C26	57) Cl7,C23,C26
31) C21,C25,C28	58) C17,C23,C28
32) C21,C25,C29	5 <u>9)</u> C18,C23,C26
<u>33)</u> C20,C25,C26	60 <u>)</u> C18,C23,C28
34) C20,C25,C28	61) C19,C23,C26
35) C20,C25,C29	62) C19,C23,C28
36) C22,C25,C26	63) C21,C23,C26
37) C22,C25,C28	64) C21,C23,C28
38) C22,C25,C29	65) C20,C23,C26
39) Cl7,C27,C26	66) C20,C23,C28
40) C17,C27,C28	67) C22,C23,C26
41) C17,C27,C29	68) C22,C23,C28
42) C18,C27,C26	69) C17,C19,C26
43) C18,C27,C28	70) Cl7,C29,C28
44) C18,C27,C29	71) C18,C29,C26
45) Cl9,C27,C26	72) C18,C29,C28
46) C19,C27,C28	73) C19,C29,C26
47) C19,C27,C29	74) Cl9,C29,C28
48) C21,C27,C26	75) C21,C29,C26
49) C21,C27,C28	76) C21,C29,C28
50) C21,C27,C29	77) C20,C29,C26
51) C20,C27,C26	78) C20,C29,C28
52) C20,C27,C28	79) C22,C29,C26
53) C20,C27,C29	80) C22,C29,C28
54 <u>)</u> C22,C27,C26	

TABLE 1.2

MODULARIZED MINIMAL CUT-SETS

 $G8 = \{C17, C18, C19, C20, C21; U\}$

Cut-sets

- 1) (G8,C1)
- 2) (G8,C14)
- (G8, C25, C24)
- 4) (G8,C25,C26)
- 5) (G8,C27,C24)
- (G8, C25, C28)
- 7) (G8,C25,C29)
- 8) (G8,C27,C26)
- 9) (G8,C27,C28)
- 10) (G8,C27,C29)
- 11) (G8,C23,C26)
- 12) (G8,C23,C28)
- (G8, C29, C26)
- 14) (G8,C29,C28)

it becomes clear that for every minimal cut-set containing component Cl7, five other similar cut-sets may be found with component Cl8,Cl9,C20,C21, or C22 replacing component Cl7, e.g. (Cl7,Cl), (Cl8,Cl), Cl9,Cl), (C20,Cl), (C21,Cl), (C22,Cl). In fact by modularizing gate G8, 14 groups of similar cut-sets will be found. Therefore, as shown in Table 1.2, the listing of 84 different minimal cut-sets would be unnecessary to describe the SPC fault tree structure by keeping track of the cutsets affected by the modularization of gate G8.

It is clear then that there are advantages to be gained by using the modularization procedure to describe fault trees as illustrated by the above example. In this thesis, the formalism necessary to characterize fault trees in terms of their modular structures shall be presented. And the methodology adopted by the computer program PL-MOD in order to implement a modular approach to fault tree and reliability analysis will also be discussed.

The organization of the thesis is as follows:

Chapter One consists of a summary of the concepts used and of the methods devised for the safety and reliability analysis of operating systems by the fault tree technique. The structural relationship between a system and its components shall be defined in terms of a deterministic coherent structure function, while the reliability of a system will be determined as a function of the probabilistic reliabilities of its components.

Coherent structure function relationships will be shown

to be describable by means of minimal cut-set and path-set representations and by Boolean algebra and truth-table methods.

Since the exact computation of the system reliability parameters is in general too difficult, appropriate bounds will be given which can be easily computed. Also, probabilistic importance measures will be introduced for the purpose of numerically ranking the various sets of fault events leading to the occurrence of the top event in order of their significance.

Chapter Two deals with the means by which the structural as well as the probabilistic analysis of fault trees may be accomplished in terms of a modular tree description.

A module is defined to be a set of components behaving as a super-component, i.e., the set affects the overall system performance only through the operational state of the super-component. Modules will be classified into "simple" (AND and OR) gate modules and higher order "prime" gate modules describable by a set of Boolean state vector equations. Exact expressions as well as bounds will be given for the probability of occurrence ("reliability") and importance value of a modular gate event, and it will be shown how these quantities of interest can be straightforwardly computed.

In Chapter Three the computer program PL-MOD written in PL-1 language will be described. It will be shown how to implement an algorithm for the modularization of fault trees directly from their diagram description. The procedure which is to accomplish this task was only made possible by an extensive use of a number of unique tools available in PL-1, among

them are the options to use dynamical variables, based structures, pointers, bit-string variables, Boolean operations and functions, etc.

In Chapter IV, results are presented for the analysis performed by PL-MOD on a number of nuclear reactor safety system fault tree, namely: A Triga Scram Circuit, a Standby Protective Circuit and a PWR High Pressure Coolant Injection System. The performance of the PL-MOD code is assessed with these examples and the advantages of modularizing large fault trees instead of generating their minimal cut-set event description is demonstrated.

In Chapter V the modular approach developed throughout this thesis is summarized and a discussion is given of further possible extensions to the PL-MOD computer code.

CHAPTER ONE

FAULT TREE AND RELIABILITY ANALYSIS CONCEPTS AND METHODS

I.1. Introduction

Fault tree analysis is one of the principal methods to analyze safety systems. It is a valuable tool for identifying potential accidents in a system design, and for predicting the most likely causes of system failure in the event of system breakdown [3].

In this chapter the basic concepts necessary for the structural analysis and probabilistic evaluation of fault trees are presented. In addition a review is given of the current methods used to analyze the logical structure of a fault tree diagram and for making a quantitative assessment of the reliability characteristics of safety systems modeled by fault trees.

I.2. Fault Tree Analysis

Fault tree analysis is a systematic procedure used to identify and record the various combinations of component fault states and other events that can result in a predefined undesired state of a system [19]. Fault trees are schematically represented by a logic diagram in which the various component failures and fault events combine through a set of logical gate operators leading to the top tree event defined as an undesired state of the system.

The term event, denotes a dynamical change of state occurring to a system element or to a set of system elements [3].

The symbols shown in Figure 1.3 represent the different type of tree events and logical gate operators commonly found in fault trees. In addition to the usual AND and OR gate operators, the less often used NOT gate operator has been included. A fault tree example is given in Figure 1.4 which will be used throughout to illustrate some of the concepts and methods dealt with in this chapter. Notice that for the example I fault tree the basic fault events 3 and 7 are twice replicated in the fault tree.


The following definitions will be used to develop the subject of fault tree analysis [7].


Branch: when a fault event is further developed, the subtree which results is called a branch. Thus, for the fault tree example I, a branch corresponds to each intermediate gate event E2,E3,E4,E5,E6,E7,E8.

Gate Domain: The set of all basic events that logically interact to produce an intermediate gate event is defined to be the domain for the intermediate gate.


Independent Gate Branch: If the domain of an intermediate gate is disjoint from the rest of the branches found elsewhere in the tree, then it is called an independent gate branch. Thus, for fault tree example I only gate events E4 and E5 are independent branches since they include no basic event replicated elsewhere in the fault tree.

Module: Since an independent gate branch does not contain in its domain any basic events appearing elsewhere in the tree, then the effect that these basic events have on the





OUT



TRANSFERS:




FIGURE 1.3 FAULT TREE SYMBOLS




FIGURE 1.4

FAULT TREE EXAMPLE I

. 14

 \bigcirc

event is only through the functional state (failed or unfailed) of the gate event for the branch. Hence, it interacts with the rest of the tree as a super-component which in the context of coherent structure theory is equivalent to a module. Thus, for fault tree example I gates E4 and E5 corresponds to modules M4,M5 given by

$$M_{5} = \{8,9,U\}$$
$$M_{\mu} = \{1,2,M_{5};\Omega\}$$

Where U = event union (OR) operator and

 Ω = event intersection (AND) operator.

It should be mentioned here that since both basic events and complete fault trees are fully characterized, as far as the tree logic is concerned, by being either in a failed or unfailed functional state, they therefore may also be considered to be modules.

I.3. Coherent Structure Theory

Let N = $(C_1, C_2, ..., C_n)$ be a set of basic events, and let $y_1 = \begin{cases} 0 & \text{otherwise} \end{cases}$

Then $\underline{y}^{N} = (y_{1}, y_{2}, \dots, y_{n})$ defines the vector of basic event outcomes, and the Boolean structure function [1] $\Phi(\underline{y}^{N})$ determines the overall state of the system, i.e.

$$\Phi(Y^{N}) = \begin{cases} 1 \text{ if the TOP event occurs} \\ 0 \text{ otherwise} \end{cases}$$
(1.2)

Consider the basic AND and OR logic gates operating on the set N of inputs. The structure function representing an AND gate is given by

$$\phi_{AND}(\underline{Y}^{N}) = Y_{1}, Y_{2}, \dots, Y_{n} = \frac{n}{\prod_{i=1}^{n}} Y_{i}$$
(1.3)

while an OR gate is represented by

$$\phi_{OR}(\underline{y}^{N}) = 1 - (1 - y_{1})(1 - Y_{2}) \dots (1 - y_{n})$$
$$= \prod_{i=1}^{n} y_{i}$$
(1.4)

In general a Boolean structure function will define a coherent system provided

(a) $_{\phi}(\underline{y}^{N})$ is an increasing function of each basic event Boolean indicator y_{i} , i.e., (1.5)

$$\phi(Y_1, Y_2, \dots, Y_i = 0, \dots, Y_n) \leq \phi(Y_1, Y_2, \dots, Y_i$$
$$= 1, \dots, Y_n)$$

(b) each basic event is relevant to the outcome, i.e., no basic event Boolean indicator y_i exists such that

 $\phi(y_1, y_2, \dots, y_i = 0, \dots, y_n) = \phi(y_1, y_2, \dots, y_i = 1, \dots, y_n)$ for all values of y_j $(j-1, 2, \dots, j-1, j+1, \dots, n)$ Using the following notational convention $\phi(y_1, \dots, y_i = 1, \dots, y_n) = (1, Y), (Y_1, \dots, y_i = 0, \dots, y_n) = (0, Y)$ conditions (a) and (b) may be rewritten as

(a)
$$\phi(0,,\underline{Y}) \leq \phi(1,,Y)$$
 for all (i,\underline{Y}) (1.7)

and (b) $\phi(0_1, \underline{Y}) \neq \phi(1_1, \underline{Y})$ for some (i, \underline{Y}) (1.8) with (i, \underline{Y}) representing any of the 2^{n-1} vectors (y_1, y_2, \dots, y_1) fixed, y_{i+1}, \dots, y_n .

It should be pointed out that fault tree diagrams which include the NOT gate operator do not obey condition (a) and are therefore represented by a Boolean function which is not coherent. Thus, a single event Y_i operated by a NOT gate will be given by

$$\phi_{\text{NOT}}(Y_i) = 1 - Y_i \tag{1.9}$$

with $\phi_{NOT}(0) = 1 > \phi_{NOT}(1) = 0$ (1.10)

I.3.1. Dual Coherent Structures

A fault tree used for studying a safety system will have as its top event an overall system malfunction. However, for reliability considerations one may be interested in modeling the system with a diagram showing the occurrence of an unfailed functional state as its top event. Such a diagram may be easily obtained from the original fault tree by replacing its OR gates by AND gates and viceversa, and by replacing all basic event failures by the non-occurrence of such faults. The resulting diagram is called a dual fault tree.

In terms of coherent structures, the Boolean function describing a dual fault tree will be given by

$$\phi^{D}(\underline{X}') = 1 - \phi(\underline{1} - \underline{X}')$$
 (1.11)

with ϕ associated with the original tree, \underline{Y}' representing the Boolean vector of basic success events and $1 - \underline{Y}' = (1 - \underline{Y}'_1, 1 - \underline{Y}'_2, \dots, 1 - \underline{Y}'_n)$.

Thus, as expected, AND gate structure functions will be dual to OR gates and viceversa since

$$\phi_{AND}(\underline{y}^{N}) = y_{1}, y_{2}, \dots y_{n} \Longrightarrow \phi_{AND}^{D} = 1 - (1 - y_{1}), , , (1 - y_{n})$$

and

$$\phi_{OR}$$
 $(\underline{y}^n) = 1 - (1 - y_1) \dots (1 - y_n) = \phi_{OR}^D = 1 - (1 - (1 - 1 + y_1))$

,..., $(1-1+y_n) = \phi_{AND}$ (1.13)

I.3.2. <u>Minimal Cut-Set and Path-Set Representations of</u> <u>Coherent Structures</u>

A cut-set is a group of basic fault events whose occurrence will cause the top tree fault event to occur, while a pathset is a group of basic fault events whose non-occurrence will insure the non-occurrence of the top tree fault event. Furthermore a cut-set (or path-set) is minimal if it cannot be further reduced and still remains being a cut-set (or path-set).

As may be verified the minimal cut-sets corresponding to fault tree example 1 are

$$K_{1} = (3,6,7)$$

$$K_{2} = (4,5,6,7)$$

$$K_{3} = (1,2,5,6,7,8)$$

$$K_{1} = (1,2,5,6,7,9)$$

From this, the minimal path-sets may now be derived by taking minimal groups of elements P_1 such that no minimal cut-set may be found which contains no element in the group P_1 . Thus, for example element 7 by itself forms a minimal path-set since it is found in all universal cut-sets K_1, K_2, K_3, K_4 . Hence $P_1 = (7)$, similarly, the remaining min. path-sets for the fault tree may be deduced to be

 $P_{2} = (6)$ $P_{3} = (3,5)$ $P_{4} = (2,3,4)$ $P_{5} = (1,3,4)$ $P_{6} = (3,4,8,9)$

Given the complete set of minimal cut-sets K_j (j = 1,2,..., t) for a fault tree, its coherent structure may be expressed in terms of a set of minimal cut-set structure functions defined by

$$k_{j} = \prod_{i \in Kj} Y_{i}$$
 (1.14)
(j=1,2,...,t)

as follows
$$\phi(\underline{y}^{N}) = 1 - \prod_{y=1}^{N} (1-k_{j}) = \coprod_{j=1}^{k} k_{j}$$
 (1.15)

should all elements in a min cut-set K_j fail (i.e., $y_i = 1$ for all $i \underset{\varepsilon}{K_j}$) then $\Rightarrow k_j = 1 \xrightarrow{\Longrightarrow \phi} = 1$.

In a similar way the coherent structure for a fault tree may be expressed in terms of its min path-set structure function defined by

$$P_{j} = 1 - \prod_{i \in P_{j}} (1 - y_{i}) = \coprod_{i \in P_{j}} y_{i}$$
(1.16)
(j = 1,2,...,h)

as

$$\phi(\underline{Y}^{N}) = \prod_{j=1}^{n} P_{j}$$
(1.17)

Should all elements in a min path-set not fail (i.e., $y_i=0$ for all $i_{e_i}P_i$) $\Rightarrow P_i = 0 \Rightarrow \phi=0$.

I.3.3. Simple and Higher Order Coherent Structure Gates

The minimal cut-set representation for an AND gate structure consists of a single cut-set

$$K = (C_1, C_2, \dots, C_n)$$
(1.18)

with C, denoting the i-th event input to the AND gate, hence

$$\phi_{AND} = k = \prod_{i=1}^{n} y_i \qquad (1.19)$$

Similarly the minimal path-set representation for an OR gate structure consists of a single path-set


$$P = (C_1, C_2, \dots, C_n)$$
(1.20)

hence

$$p = P = \prod_{i=1}^{n} y_i \qquad (1.21)$$

Because of their simple cut-set and path-set representation, AND and OR gates are named 'simple' coherent structure gates. It is possible however to define other gates $\sigma(\underline{Y}^N)$ which operate on the set of Boolean indicator inputs (y_1, y_2, \ldots, y_n) by characterizing them in terms of two or more minimal cutsets or path-sets. Such gates are defined to be higher order gate structures. Thus for example given a set of three basic events (C_1, C_2, C_3) , the following higher order gates may be defined (Figure 1.5)

$$\sigma 1; (C_1) (C_2, C_3) (1.22) \sigma 2; (C_1, C_2) (C_2, C_3) (C_2, C_3) (C_2, C_3) (C_2, C_3) (C_2, C_3) (C_2, C_3) (C_3) (C_3, C_3) (C_3$$



HIGHER ORDER STRUCTURES FOR A SET OF THREE INPUTS

²³ σ 3: (C₁, C₂) (C₁, C₃) (C₂, C₃)

Each of the above gates exemplify the different characteristics that a higher order gate structure $\sigma(\mathbf{Y}^N)$ operating on a set of event (C_1, C_2, \ldots, C_n) may have. Thus, since for gate σ_1 its two cut-sets are disjoint, a fault tree diagram including no replicated events may be drawn which represents the gate. Furthermore σ_1 may be decomposed into two disjoint coherent structures σ_1 , σ_2 as

$$\sigma_1 = 1 - (1 - \phi_1)(1 - \phi_2)$$
 with $\phi_1 = y_1$, and

 $\phi_2 = y_2 y_3$

In Chapter Two it will be shown that such a decomposition amounts the modularization of a fault tree.

Both gates, σ_2 and σ_3 , do not contain any minimal cut-set which are disjoint to the others defining the gate structure. As a result such higher order structures will be called 'prime' gates since they do not allow for any further structural decomposition. If a higher order prime gate is represented by an equivalent diagram of AND and OR gates, then the gate at the top of the diagram is named the parent gate for the higher order structure.

Gate \Im is called symmetric since the order of its inputs does not alter its structure, i.e.

$$\sigma_{3}(y_{1}, y_{2}, y_{3}) = \sigma_{3}(y_{1}, y_{3}, y_{2}) = \sigma_{3}(y_{3}, y_{2}, y_{1})$$
$$= \sigma_{3}(y_{2}, y_{1}, y_{3}) = \sigma_{3}(y_{2}, y_{3}, y_{1}) = \sigma_{3}(y_{3}, y_{1}, y_{2})$$
(1.20)

Symmetric gates are in fact completely defined by specifying the number k out of the n basic events necessary to cause the gate event to occur (k-out of-n). In contrast gate σ_2 is an asymmetric prime gate requiring its full min cut-set listing for its definition.

In terms of a higher order structure, fault tree example I is given by

TOP:
$$(C_3, M_1)$$

 (C_4, C_5, M_1)
 (M_2, M_1) (1.21)

with $\phi_{M2} = \phi_1 \cdot \phi_2$, $\phi_1 = y_1 \cdot y_2, \phi_2 = 1 = (1 - y_8)(1 - y_9)$

and
$$\phi_{M1} = y_6 \cdot y_7$$

I.4. Probabilistic Evaluation of Fault Trees

Given a coherent structure function $_{\Phi}(\mathbb{Y}^{N})$ which relates the occurrence of a top event to a set $(C_{1}, C_{2}, \ldots, C_{n})$ of basic event occurrences each represented by a Boolean indicator variable $\mathbb{Y}_{1}(i, 1, 2, \ldots, n)$ in the coherent structure expression it should be possible to find the probability of occurrence for the TOP event, P(TOP), as a function of the occurrence probabilities for each basic event $P_{1}(i=1,2,\ldots,n)$. Formally, the occurrence probability for event C_{i} is obtained by applying the expectation value operator E to the Boolean variable Y_{i} , i.e.,

$$P_{i} = E_{Y_{i}} = P(Y_{i} = 1)$$
 (1.22)

similarly, for the coherent structure $\phi(\underline{y}^N)$ the TOP event occurrence P(TOP) is given by

$$P(TOP) = E\phi(\underline{Y}^{N}) = P(\phi(\underline{Y}^{N}) = 1) \qquad (1.23)$$

Assuming all basic event probabilities to be statistically independent it is possible to express P(TOP) as

$$P(TOP) = P(\phi(\underline{y}^{N}) = 1) = h(\underline{P})$$
with $\underline{P} = (P_{2}, ..., P_{n}).$
(1.24)

 $h(\underline{P})$ is commonly referred to as the reliability function by coherent structure theorists [1]. It must be realized however that when the coherent structure represents a fault tree, $h(\underline{P})$ measures the unreliability of a system defined as the probability that the system is in a failed state.

In general the occurrence probability P_i for each basic fault event input will be a time dependent function, i.e., $P_i(t)$. For these cases one is interested in addition to find the unreliability of the system as a function of time, in evaluating the asymptotic system unavailability given by

$$U = \lim h (\underline{P}(t)) = h(\underline{u})$$
(1.25)
$$t \neq \infty$$

with $\underline{u} = (u_1, u_2, \dots, u_n)$ measuring the unavailability for component i, i.e. $u_i = \lim P_i(t)$.

t→∞

By using a minimal cut-set or path-set representation for the coherent structure function (equations 1.15 and 1.17) $h(\underline{P})$ may be computed as

$$h(\underline{P}) = E(\underbrace{||}_{j=1} \quad \Pi \quad y_{1}) = E(\underbrace{||}_{j=1} \quad \Pi \quad y_{1}) \quad (1.26)$$

However since in general a basic event may appear in more than one min cut-set (or path-set) it follows that the probability of occurrence for a min cut-set (or path-set) event is not statistically independent of the other min cut-sets (or path-sets) defining the structure. Hence, the expectation value operator does not commute with the first

(Pi) operator and (ip) operator indicated in Equation (1.26). To illustrate this, consider the coherent structure example σ_2 given in Equation (1.22).

$$\sigma_{2} = \underbrace{\prod}_{j=1}^{I} \qquad \prod \qquad y_{j} = \prod \qquad \underbrace{\prod}_{i \in P_{j}}^{I} \qquad (1.27)$$

with $K_1 = (C_1, C_2)$, $K_2 = (C_2, C_3)$ and $P_1 = (C_2)$, $P_2 = (C_1, C_3)$. $P_2(y_1, y_2, y_3)$ will be given by either of the following two expressions

$$\sigma_2 = 1 - (1 - y_1 y_2)(1 - y_2 y_3) \quad (\text{cut-sets}) \quad (1.28)$$

or

$$\sigma_2 = y_2(1-(1-y_1)(1-y_3)) \text{ (path-sets)} (1.29)$$

Since a Boolean variable y_i may only equal 0 or 1, then the idempotency rule applies, i.e., $y_i^2 = y_i$. Hence equations (1.28) and (1.29) further reduce to

$$\sigma_2 = 1 - (1 - y_1 y_2 - y_2 y_3 + y_1 y_2 y_3)$$

and
$$\sigma_2 = y_2 - y_2(1 + y_1y_3 - y_1 - y_3)$$
 (1.30)

therefore

$$\sigma_2 = y_1 y_2 + y_2 y_3 - y_1 y_2 y_3$$
(1.31)

and

$$E\sigma_2 = P_1P_2 + P_2P_3 - P_1P_2P_3$$

2

however

$$E\sigma_{2} \neq \prod_{j=1}^{K} E(\Pi y_{i}) = P_{1}P_{2}+P_{2}P_{3} - P_{1}P_{2}^{2}P_{3} \quad (1.32)$$

Thus, in general_t h $h(\underline{P}) \neq \coprod \qquad \Pi \qquad P_i \text{ and } h(\underline{P}) \neq \Pi \qquad \coprod \qquad P_i \quad (1.33)$ $j=1 \quad i_{\varepsilon}K_j \qquad \qquad j=1 \quad i_{\varepsilon}P_j$

Esary and Proschan [8] have nevertheless proved that the above expressions give an upper and lower bound for h(P), i.e.

h t

$$\Pi \xrightarrow{||} P_{i} \leq P(TOP) = h(\underline{P}) \leq \prod_{j=1}^{T} \Pi P_{i} \quad (1.34)$$

$$j=1 \quad i_{\varepsilon}P_{j}$$

These bounds are known respectively as the minimal cut upper bound and minimal path lower bound.

The minimal cut upper bound may be further simplified by making a first order expansion of the full expression yielding

$$h(\underline{P}) \leq \sum_{j=1}^{C} I P_{i}$$
(1.35)
$$j=1 i_{\varepsilon} K_{j}$$

which is the rare-event approximation to the minimal cut upper bound and neglects the simultaneous occurrence of minimal cut-sets. For values of $P_i < 10^{-2}$ Equation (1.35) may be safely used.

I.5. Importance Measures for System Components and Fault Tree Events

Given a system made up by a network of components which performs a specific task or function, as a result of the system's structural arrangement only, some components will be more critical than others to the functioning of the system. Moreover a component's reliability will also be a factor in assessing its importance in determining the overall functional state of the system.

I.5.1. Structural Importance

The importance of a component purely by virtue of the role it plays in a system's structure characterized by the coherent structure $\phi(\underline{Y})$ may be measured by

$$\mathbb{E}_{\phi}^{S}(\mathbf{i}) = \frac{1}{2^{n-1}} \qquad \sum_{\mathbf{y},\mathbf{y}_{i}} \left[\phi(\mathbf{1}_{i},\underline{\mathbf{y}}) - \phi(\mathbf{0}_{i},\underline{\mathbf{y}})\right]$$

(1.36)

By fixing the value of Boolean variable $y_i, 2^{n-1}$ possible state vectors $(y_i, y_2, \dots, y_{i-1}, y_i \text{ fixed}, y_{i+1}, \dots, y_n)$ may be found for each such vector the i-th event will be critical to the overall state of the system if

$$\phi(1_{i}, \underline{\chi}) = 1 \text{ and } \phi(0_{i}, \underline{\chi}) = 0, \text{ i.e.}$$

$$\phi(1_{i}, \underline{\chi}) - \phi(0_{i}, \underline{\chi}) = 1 \qquad (1.37)$$

Hence the structural importance $I^{S}_{\phi}(i)$ will rank each basic event i according to the number of critical state vectors that may be associated with the event.

I.5.2. <u>Birnbaum's Importance</u>

In terms of $\phi(l_1, \underline{\chi})$ and $\phi(0_1, \underline{\chi})$, the coherent structure function $\phi(\underline{\chi})$ is given by

$$\phi(\underline{Y}) = Y_{1} \phi(1_{1}, \underline{Y}) + (1 - Y_{1}) \phi(0_{1}, \underline{Y}) \quad (1.38)$$

as may be verified since $\phi(0_1, \underline{Y}) = (0) \phi(1_1, \underline{Y}) + (1-0)\phi(0_1, \underline{Y})$ and $\phi(1_1, \underline{Y}) = (1)\phi (1_1, \underline{Y}) + (1-1)\phi(0_1, \underline{Y})$. Therefore by applying the expectation value operator E to equation (1.38) h(P) will be found to be given by

$$h(\underline{P}) = E \phi(\underline{Y}) = (E\underline{Y}_{i})(E\phi(\underline{1}_{i},\underline{Y})) + (\underline{1}-E\underline{Y}_{i})(E\phi(\underline{0}_{i},\underline{Y}))$$

$$\Rightarrow h(\underline{P}) = P_{i}h(\underline{1}_{i},\underline{P}) + (\underline{1}-P_{i})h(\underline{0}_{i},\underline{P}) (i = \underline{1},2,...n)$$
(1.39)

Birnmaum's importance measure for event i is defined to be the partial derivative of h(P) with respect to P_i , i.e.,

$$I_{\underline{i}}^{B}(\underline{P}) = \frac{\partial h(\underline{P})}{\partial P_{\underline{i}}} = h(I_{\underline{i}}, \underline{P}) - h(O_{\underline{i}}, \underline{P}) \quad (1.40)$$

It is seen from Equation (1.40) that the Birnbaum importance for event i is independent of its occurrence probability P_i .

I.5.3. Criticality Importance

The criticality importance for fault tree event i is defined as the probability that event i is in a failed state and at the same time is critical to the system's failure given that the system has failed, i.e.

$$I_{i}^{C_{r}} = \frac{Pt(h(l_{1}, P) - h(0_{1}, P))}{h(P)}$$
(1.41)

I.5.4. Vesely-Fussell Importance

The failure of a component c_1 will contribute to system failure provided at least one min cut-set containing C_1 has failed. Hence, the probability for the occurrence of the union event of all minimal cut-sets containing c_1 will measure the contribution of the component to the system's failure, i.e.,

$$P(U,K_{j}) = P(X_{K}^{1}(\underline{Y}) = 1)$$
(1.42)
$$I_{E}K_{j}$$

where $X_{K}^{1}(Y)$ is the Boolean indicator function for the union of all cut set functions containing Boolean variable y, thus

$$X_{K}^{1}(\underline{Y}) = \coprod_{j=1}^{N_{K}^{1}} \qquad \Pi \qquad y_{\ell}$$
$$\stackrel{1}{\underset{j=1}{\overset{k \in K_{j}}{\overset{k \in K_{j}}{\overset{1 \in$$

with N_k^{i} = total number of min cut-sets containing the ith component.

The Vesely-Fussell importance measure [10] is defined as the probability that component c_i contributes to system failure given that the system has failed, hence

$$I_{1}^{V.F.} = \frac{h_{1}(\underline{P})}{h(\underline{P})}$$
(1.44)

(1.43)

with

$$h_{1}(\underline{P}) = EX_{K}^{1}(\underline{Y}) = P(X_{K}^{1}(\underline{Y}) = 1)$$
 (1.45)

The Vesely-Fussell and criticality importance measures differ from each other in that component c_i will contribute to a system's failure and still not be critical to the system if at least two minimal cut-sets have failed, one containing c_i and another one not containing c_i . Nevertheless, as shown below, if the minimal cut-upper bound is used in the rare event approximation form, to evaluate both $h_i(P)$ and h(P), then the value obtained for both importance measures will coincide

$$h(\underline{P}) \stackrel{\sim}{=} \sum_{j=1}^{N} \prod_{\substack{k \in K_{\mathcal{R}} \\ \varepsilon \\ \kappa_{\mathcal{R}}}} P_{\ell} \qquad (1.47)$$

hence

and

$$I_{1}^{V} \cdot F \cdot = \frac{h_{1}(\underline{P})}{h(\underline{P})} \qquad \frac{\begin{pmatrix} N_{L}^{T} & \ell_{E} \\ \Sigma \\ j = 1 \\ k_{E} \\ K_{J} \\ (j = 1 \\ \ell_{E} \\ K_{L} \\ k_{$$

at the same time

therefore

and

$$h(0_{1},\underline{P}) \stackrel{\sim}{=} \underbrace{\sum_{j=1}^{K} \prod_{\substack{i \in K, j \\ k \in K, j \\ \epsilon \in J}}^{I} \frac{\prod_{j=1}^{K} N_{k}^{1}}{\sum_{\substack{i \in K, j \\ k \in K, j \\ i \neq k, j \\ 0}} (0) \prod_{\substack{i \in K, j \\ k \in K, j \\ i \neq k, j \\ 0}} P_{k}$$

$$= \frac{(h(l_{1},\underline{P}) - h(o_{1},\underline{P}))}{h(\underline{P})} P_{1} \sim \frac{(\sum_{j=1}^{N_{k}} \prod_{\substack{i \in K_{j} \\ j \in K_{j}}} P_{\ell})}{N}$$

 $(\begin{array}{c} N \\ \Sigma & \Pi \\ j=l \\ i_{\varepsilon}K_{\ell} \end{array})$

$$I_i^{C_r} = I_i^{V.F}$$

(1.51)

(1.50)

in the rare-event approximation.

I.6. <u>Methods for the Generation of a Minimal Cut-Set or</u> Path Set Fault Tree Description

For a large fault tree made up of hundreds of logical gates and basic events, its total number of min cut-sets can easily amount to thousands of cut-sets. Therefore a computer program will be needed even to generate the minimal cut-set which contribute the most to system failure [22], (i.e., single, double and triple fault cut-sets).

Hence

ı^Cr i Computer programs MOCUS [9], TREEL and MICSUP [16] implement two different algorithms for the generation of a fault tree's minimal cut-sets. Both algorithms are based on the fact that AND gates increase the size of a cut-set while OR gate increase the number of cut-sets in a fault tree. Both MOCUS and TREEL & MICSUP were written in FORTRAN and are restricted to fault tree diagrams operated by AND and OR gates only. Thus NOT gates are not allowed by either of the two codes.

I.G.1. MOCUS

Computer program MOCUS [9] was written to replace PREP [23] as a minimal cut-set generator for computer programs KITT-1 and KITT-2 which evaluate time dependent fault trees in the framework of Kinetic Tree Theory [23]. As shown in Chapter IV for the particular case of a Standby Protective Circuit, it is a considerable improvement over PREP's deterministic minimal cut-set generation option COMBO. COMBO determines the minimal cut-sets for a fault tree by considering a combination of fault events at a time and testing if the fault tree logic implies that the combination considered causes the occurrence of the TOP tree event.

The algorithm used by MOCUS starts with the TOP event of the fault tree and proceeds, by successive substitution of gate equations, to move down the tree until only basic events remain in the list of possible TOP tree event occurrence causes.

For fault tree example I the process takes the following form

STEP	1	Gl
STEP	2	G2, G3
STEP	3	G4, G3
		G6, G3
STEP	4	G4, 6, 7, G8
		G6, 6, 7, G8
STEP	5	1, 2, G5, 6, 7, G8
		3, 6, 7, G8
•		G7, 6, 7, G8
STEP	6	1, 2, 8, 6, 7, G8
		1, 2, 9, 6, 7, G8
	•	3, 6, 7, G8
STEP	7	7, 4, б, 7, G8
		1, 2, 8, 6, 7, 5
		1, 2, 8, 6, 7, 3
		1, 2, 9, 6, 7, 5
•		1, 2, 9, 6, 7, 3
		3, 6, 7, 5
,		3, 6, 7, 3
	•	4, 6, 7, 5
		4, 6, 7, 3

Thus, the idea of the algorithm is to replace each gate by its input gates and basic events until a list matrix

is constructed, all of whose entries are basic events. Each time an OR gate is substituted, rows are added to the matrix, while a substituted AND gate results in the addition of elements to an existing row.

The cut-sets obtained this way are called Boolean Indicated Cut-Sets (BICS). For fault tree example I its list of BICS will be

			=	200			
(i)	1,	2,	5;	б,	7,	8	minimal
(11)	l,	2,	3,	б,	7,	8	non-minimal
(111)	1,	2,	5,	б,	7,	9	minimal
(iv)	l,	2,	3,	б,	7,	9	non-minimal
(v)	3,	5,	6,	7			non-minimal
(vi)	3,	б,	7				minimal
(vii)	4,	5,	6,	7			minimal
(viii)	3,	4,	6,	7			non-minimal


BICS

If a fault tree contains replicated events then its set of BICS will include certain cut-sets which are not minimal. The minimal cut-sets (MICS) are obtained by discarding those rows which are non-minimal since they are super-sets for another row in the list. For fault tree example I the second, fourth, fifth and eighth rows are supersets for the cutset given in the sixth row (3,6,7). Hence they must be discarded in order to obtain a list of MICS for the fault tree

<u>MICS</u> 1, 2, 5, 6, 7, 8 1, 2, 5, 6, 7, 9 3, 6, 7 4, 5, 6, 7

The minimal path sets for a given fault tree may be easily obtained by applying the same algorithm to its dual fault tree. Thus, for fault tree example I, MOCUS will find its min path sets by applying the algorithm to the tree diagram shown in Figure 1.6 as follows

STEP	1	Gl
STEP	2	G2
		G3
STEP	3	G4, G6
		6
		7
		G8
STEP	4	1 G6
·		2 G6
		G5 G6
		6
		7
		5,3
STEP	5	1, 3, G7
		2, 3, G7



• '

FIGURE 1.6 DUAL FAULT TREE FOR EXAMPLE 1

.

ω 8 8, 9, 3, G7

STEP 6

•,	/ 3	ور	~
6			
7			
5,	3		
l,	3,	4	
1,	3,	7	
2,	3,	4	
2,	3,	7	
8,	9,	3,	4
8,	9,	3,	4
6			
7			
3,	5		

Again here since the second, fourth and sixth rows are supersets to minimal path set (7), they must be discarded to obtain the set of minimal path-sets for the original fault tree

> 1, 3, 4 2, 3, 4 3, 4, 8, 9 3, 5 6 7

I.6.2. TREEL & MICSUP

The minimal cut-set upward algorithm [16] program obtains minimal cut-sets starting with the lowest level gate basic inputs and working upward to the TOP tree event. TREEL is a preprocessing program needed to execute MICSUP. TREEL transforms the tree into a form convenient for computer analy= sis, checks for possible errors in the tree construction and provides the number and maximum size for the Boolean Indicated Cut-sets and Path Sets. These numbers are useful since they provide an upper bound on the number and size of minimal cutsets and path sets which characterize the fault tree, hence on that basis the user may decide to have MICSUP determine either a minimal cut-set or path-set description for the fault tree.

The algorithm used in MICSUP was given by Chatterjee [6]. As mentioned earlier it starts out with lowest level gates defined to be those gates which have basic event inputs only. The minimal cut-sets for these gates are found and are substituted as a representation for these gates. The procedure is repeated with those gates directly attached to the lowest level gates and so on, until the Boolean indicated cut-sets are found for the top event.

For fault tree example I the procedure takes the following form

STEP	1	G5:	8		
			9		
		G7:	4,	7	•
•		G8:	3,		
		5			
STEP	2	G4:	1,	2,	8
			1,	2,	9
		G6:	3		

STEP	3	
------	---	--

STEP 4	
--------	--

				4,	7				
		G3	:	6,	7,	. 3			
				б,	7,	5			
STEP 3		G2	:	1,	2,	8			
				1,	2,	9			
•				3,					
	·			4,	7				
		G3	:	б,	7,	3			
				б,	7,	5			
STEP 4		Gl	:	l,	2,	8,	6,	7,	3
				1,	2,	8,	6,	7,	5
				1,	2,	9,	б,	7,	3
				1,	2,	9,	6,	7,	5
				3,	6,	7			
				3,	6,	7,	5		
				4,	7,	б,	6,	3	
				4,	7,	б,	5		
therefore	the	BICS	for	the t	top	eve	ent	are	9

non-minimal	8	7,	6,	3,	2,	l,
minimal	8	7,	б,	5,	2,	l,
non-minimal	9	7,	6,	3,	2,	l,
minimal	9	7,	6,	5,	2,	l,
non-minimal			7	6,	5,	3,
minimal			7	б,	4,	3,
minimal			7	6.	5.	4

yielding the expected TOP event MICS

1, 2, 5, 6, 7, 8 1, 2, 5, 6, 7, 9 3, 6, 7 4, 5, 6, 7

It should be noticed that in contrast to MOCUS, the MICSUP algorithm offers the advantage of generating the BICS for each gate in the tree. Therefore the minimal cut-set composition for each sub-tree in the system will be obtained by discarding at each level any non-minimal cut-sets that may appear. As a result for fault trees which include many event replications, a significant reduction in storage requirements will take place by discarding non-minimal BICS as soon as they appear for an intermediate gate in the tree. In Chapter III it will be shown that the computer program PL-MOD modularizes fault trees by an algorithm similar to that used in MICSUP in that it starts with the lowest level gates and proceeds upwards to the top event. Hence an analogous advantage to that cited for MICSUP will thereby apply for PL-MOD.

I.7. <u>Methods for the Manipulation of Boolean Equations</u> <u>Describing a Fault Tree</u>

In section I.3.2 coherent structure functions were expressed in terms of their minimal cut-set description as

$$\phi(\underline{\mathbf{y}}^{\mathbf{N}}) = \coprod_{j=1}^{\mathbf{k}} \mathbf{k}_{j} = \coprod_{j=1}^{\mathbf{\pi}} \mathbf{\pi}_{\boldsymbol{\varepsilon}} \mathbf{y}_{j} \qquad (1.52)$$

What this equation signifies is that the TOP event of a fault tree is given by the union of all its minimal cut-set event

$$K_{1}$$
 (1 - 1,2,...,t), thus

$$TOP = K_1 U K_2 U \dots U K_t$$
 (1,53)

with

$$K_{1} = (C_{1}, C_{1}, \dots, C_{n_{+}}; \Omega)$$
 (1.54)

In section T.7.1. it will be discussed how the computer program SETS [21] generates the set of Equations (1.54) by a direct manipulation of the Boolean logic equations describing a fault tree. A feature particular to SETS is that in addition to the AND and OR gates commonly found in fault trees, it can also handle NOT gates, EXCLUSIVE OR gates and SPECIAL gates which are previously defined by the user in terms of a specific set of Boolean equations.

In section I.7.2. the BAM [18] (Boolean Arithmetic Model) computer program will be discussed which evaluates the TOP event occurrence probability

 $P(TOP) = P(K_1UK_2U, ..., K_t)$ (1,55) by expanding the Boolean expression corresponding to the top event in a series of mutually exclusive events. As will be shown, such an expansion is only made possible by simultaneously considering the set of basic events ($c_1, ..., c_n$) as well as their corresponding complement events ($\overline{c_1}, \overline{c_2}, ..., \overline{c_n}$) obtained by applying the complement (upper bar) operation to the original basic events and defined by

$$c\overline{UC} = S \qquad (1.56).$$

where S = the universal set.


By including complement state events in its formalism, BAM succeeds to incorporate dependent as well as mutually exclusive events. As a result BAM is capable of computing the unavailabilities for systems undergoing test and maintenance procedures as well as for systems which are subject to common mode failures.


I.7.1. SETS


The Set Equation Transformation System [21] symbolically manipulates Boolean equations formed by a set of events operated on by a particular set of union, intersection and complement operators.

Given a fault tree, a Boolean equation is established to represent each intermediate event as a function of its input events. In addition to AND and OR gates, intermediate events may also be related by EXCLUSIVE OR gates and SPECIAL gates (Figure 1.7) to their inputs. For an EXCLUSIVE OR gate, its output event will occur only if exactly one of the input events occurs while the other inputs do not occur. Thus if the EXCLU-SIVE OR gate operates on two events (c_1 , c_2) then its output is given by

EXCLUSIVE - OR
$$(c_1, c_2) = (c_1, \Omega, \overline{c_2}) U(\overline{c_1}, \Omega c_2)$$
 (1.57)










FIGURE 1.7

EXCLUSIVE OR GATE AND SPECIAL GATES AVAILABLE IN SETS

Special gates are uniquely defined by a Boolean equation provided by the user. Thus, if for example a SPECIAL 2 - out of - 3 gate is wanted, then it must be defined by

SPECIAL GATE₁(
$$c_1, c_2, c_3$$
) = ($c_1 \Omega c_2$)U($c_1 \Omega c_3$)U($c_2 \Omega c_3$) (1.58)

The computer program SETS offers the user the option to develop the set of Boolean equations describing the fault tree in such a way as to directly derive the set of "prime implicants" [17] corresponding to any desired intermediate gate event.

Each prime implicant for an intermediate gate will correspond to one of its minimal cut-set events with the restriction that there be no simultaneous occurrence of a basic event (c) and its complement (\overline{c}) in the cut-set.

SETS derives the prime implicant description for an intermediate gate by using a set of substitutions and successively applying the distributive law

 $A\Omega(BUC) = (A\Omega B)U(A\Omega C)$ (1.59)

Suppose for example that SETS has been commanded to derive a representation for gate G2 of fault tree example I. The following procedure would take place

STEP :	1	G2	=	G4	U	Gб						
		G4	Ħ	Cl	Ω	C2 ΩG5	,	G5	=	C8	U	C9
		GG	Ħ	C3	U	G7	,	G7	=	C7	Ω	C4

STEP 2
$$G6 = C3U(C7\Omega C4)$$

 $G4 = C1\Omega C2\Omega(C8 U C9)$

STEP 3	$G2 = (Cl\Omega C2 \ \Omega(C8 \ U \ C9)U(C3 \ U \ (C7\Omega C4))$
STEP 4	Apply distributive law (equation 1.59)
	\Rightarrow G2 = (C1 Ω (C2 Ω C8)U(C2 Ω C9)U
	((C3) U (C7 ΩC4)

⇒ G2 = (C1ΩC2ΩC8)U(C1ΩC2ΩC9)U (C3) U(C7ΩC4)

Hence the prime implicants (minimal cut-sets) for G2 are

 $K_1 = (C1, C2, C8)$ $K_2 = (C1, C2, C9)$ $K_3 = (C3)$ $K_4 = (C7, C4)$

The above procedure is generally used to derive the prime implicants for any fault tree, however the additional identities

 $C_i \Omega C_i = C_i, C_i \Omega \overline{C}_i = \phi \text{ (empty set)} (1.60)$

may sometimes be needed.

I.7.2 BAM

Computer program BAM [18] uses a Boolean algebra minimization technique to find intermediate and top event logic expressions from the input fault tree and calculates the point unavailabilities associated with these events. By including basic events (on states) as well as their respective complements (OFF states) BAM is able to construct a truth table which describes each intermediate gate event in the fault tree as the union of mutually exclusive (ON and OFF) state events. Thus, for example consider an OR gate operating on components (C1, C2).

Its coherent structure description will be (Equation 1.4)

$${}^{\phi}_{OR} = 1 - (1 - y_1)(1 - y_2)$$
(1.61)

at the same time recall that (Equation 1.9)

$$\phi_{\rm NOT}(y) = 1 - y$$
 (1.62)

hence

$${}^{\phi}_{OR} = {}^{\phi}_{NOT} ({}^{\phi}_{NOT} (y_1) \cdot {}^{\phi}_{NOT} (y_2))$$
(1.63)

The above equation may now be reexpressed in set theoretical form by replacing AND, OR and NOT gates by union (U), intersection (Ω) and complement ($\overline{}$) operations, thus

$$C_1 U C_2 = \overline{(\overline{C_1} \Omega \overline{C_2})}$$
(1.64)

A 1. 3

Using now the identity

 $S = (Cl\Omega C2) U(Cl\Omega \overline{C}2)U(\overline{C}l\Omega C2)U(\overline{C}l\Omega \overline{C}2)$ (1.65)

with $S = CU\overline{C} =$ the universal set. It follows that

$$c_1 \ \cup \ c_2 = (c_1 \ \Omega \overline{c}_2) \cup (\overline{c}_1 \Omega \overline{c}_2) \cup (c_1 \Omega c_2)$$
(1.66)

which is the desired expansion, since all events given in the right hand side of Equation (1.66) are mutually exclusive.

In Table 1.3 and 1.4 the truth tables [18] associated with the above logical expression ($C_1 \cup C_2$) as well as $C_1 \cup (C_2 \cap \overline{C_3})$ are given

. I	I	I	II
p-terms	yl	y ₂	c _l U c ₂
c ₁ Ωc ₂	1	1	1
	0	l	1
c ₁ n _c 2	1 1	0	1
$\overline{c}_1 \Omega \overline{c}_2$	0	0	0

Table 1.3 Canonical Expansion for C1 U C2

In general the truth table for an expression consisting of N distinct logical variables is expanded using 2^N P-terms. Columns I and II are equivalent representations for each P-term needed for a canonical expansion. Thus, Column II can be derived from Column I by assigning a 1 value to ON states and a 0 value to OFF states. The canonical expansion (Column III) for a particular logical expression is then obtained by performing for each row in the truth table a series of Boolean arithmetic operations equivalent to the set of operations indicated in the logical expression. Thus, $C_1 \cup C_2$ requires only that variables y_1 and y_2 be added at each row. While $C_1 \cup (C_2 \Omega \overline{C}_3)$ requires the set of operations

*	-	
. 1		

	-		
1	- F	т	
- 1			

,

I		II			III
P-terms	yl	y2	^у з	$c^{2} \overline{v} \overline{c}^{3}$	$C^{1}\Omega(C^{5}UC^{3})$
c ¹ v c ² v c ³	1	1	l	0	l
c ¹ v c ⁵ v c ³	1.	l	0	1	1
c ¹ v c ⁵ v c ³	1	0	l	0	l
$c_1 \Omega c_2 \Omega c_3$	l	0	0	0	l
$c^{1} v c^{5} v c^{3}$	0	l	1	0	0
$c_1 \alpha c_2 \alpha c_3$	0	l	0	1,	1 . :
c ₁ a c ₂ a c ₃	0	0	1	0	0
c ¹ ^o c ² ^o c ³	0	0	0	0	0

Canonical Expansion for $C_1 U(C_2 \Omega C_3)$ Table 1.4

$$c_1 \cup cc_2 \cap \overline{c}_3 = y_1 + (y_2 \cdot \overline{y}_3) \quad (1.67)$$

It should be recalled that the following identities apply for Boolean arithmetic variables

> 1 + 1 = 1 (1.68) 1 + 0 = 1 $1 \cdot 0 = 0$ $1 \cdot 1 = 1$ $0 \cdot 0 = 1$ $\overline{0} = 1$ $\overline{1} = 0$

Therefore the addition implied by $C_1 \cup C_2$ will result in

lst row 1 + 1 = 1
2nd row 1 + 0 = 1
3rd row 0 + 1 = 1
4th row 0 + 0 = 0

so as expected

$$C_{1} U C_{2} = (C_{1} \Omega C_{2})U(C_{1} \Omega \overline{C}_{2}) U (\overline{C}_{1} \Omega C_{2})$$

$$\Rightarrow P(C_{1} U C_{2}) = P(C_{1} \Omega C_{2}) + P(C_{1} \Omega \overline{C}_{2}) + P(\overline{C}_{1} \Omega C_{2})$$

$$\Rightarrow P(C_{1} U C_{2}) = p_{1}p_{2} + p_{1}(1 - p_{2}) + p_{2}(1 - p_{1})$$

$$= P(C_{1} U C_{2}) = -p_{1}p_{2} + p_{1} + p_{2}$$
(1.69)

Similarly for $C_1 U (C_2 \overline{C_3})$ each row is applied the operation $y_1 + (y_2 \cdot \overline{y_3})$.

Thus, it follows that

lst row $1 + (1 \cdot \overline{1}) = 1 + 0 = 1$ 2nd row $1 + (1 \cdot \overline{0}) = 1 + 1 = 1$ etc.


By inspection of Table 1.4 it is found that

$$P(C_{1} \cup CC_{2} \cap C_{3}) = p_{1}p_{2}p_{3} + p_{1}p_{2}(1 + p_{3}) + p_{1}(1 - p_{2}) p_{3} + p_{1}(1 - p_{2}) (1 - p_{2})(1 - p_{3}) + (1 - p_{1})$$
$$p_{2}(1 - p_{3})$$

$$= P(C_1 \cup CC_2 \cap C_3)) = p_1 + p_2 - p_1 p_2 - p_2 p_3 + p_1 p_2 p_3$$
(1.70)

The following examples illustrate how the BAM code is capable of handling fault trees which include mutually exclusive events and dependent failures.

Figure 1.8 depicts the fault tree for a system C, made up of two sub-systems A and B each of which may not be functioning due to either a hardward failure or because it is undergoing maintenance events MA and MB, should be mutually exclusive, hence the appearance of complement events MA and MB in the






TABLE 1.5

CANONICAL EXPRESSION FOR FAULT TREE WITH MAINTENANCE EVENTS

					· · · ·		
c _l	°2	°3	C ₄	$G2=C^{1}\Omega(C^{2}\Omega \overline{C}^{3})$	$G_3 = C_4 U(C_3 \Omega \overline{C}_2)$	$G1=G_2\Omega$ G_3	T
Y _l	¥2	¥3	Y ₄	$\mathbf{Z}_{1} = \mathbf{Y}_{1} + (\mathbf{Y}_{2} \cdot \mathbf{\overline{Y}}_{3})$	$\mathbf{z}_2 = \mathbf{y}_4 + (\mathbf{y}_3 \cdot \overline{\mathbf{y}}_2)$	$z = z_1 \cdot z_2$	
1	1	1	1	1	1	1	T
1	1	0	11	l	1	1	
1	0	1	1	l	l	l	
1	0	0	1	1	1	l	
0	1	1	1	0	1	0	
0	1	0	l	1	1	1	
0	0	1.	lı	0	1	0	
0	0	0	1.	0	1	0	
1	1	1	0	l	. 0	0	
1	1	0	0	1	0	0	
1	0	1	0	l	1	1	
1	0	0	0	l	0	0	
0	1	1	0	0	0	0	
0	1	0	0	l	0	0	
0	0	1	0	0	1	0	
.0.	0	0	0	0	.0.	0	

fault tree. Table 1.5 provides the truth table for the fault tree. Notice that even though

$$P(TOP) \neq P(G2) \cdot P(G3)$$
 (1.71)

since gates G2 and G3 are interdependent, it is however feasible to compute

$$P(TOP) = p_1 p_4 + p_1 p_3 + p_4 p_2$$
(1.72)

using the cannonical expansion for Gl corresponding to

$$z = z_1 \cdot z_2$$
.

In figure 1.9 an event B <u>dependent</u> on the occurrence of event A is represented in terms of a tree logic diagram which includes the events

> B/A = Event B given the occurrence of A B/ \overline{A} = Event B given the occurrence of \overline{A}

as

$$B = (A \Omega B/A) U (\overline{A} \Omega B/\overline{A})$$
(1.73)

This representation is quite convenient for performing quantitative evaluations of a fault tree which includes event B since

$$P(A\Omega B/A) = P(A) \cdot P(B/A)$$

and
$$P(\overline{A} \Omega B/A) = P(\overline{A}) \cdot P(B/\overline{A})$$
(1.74)

The above representation for an event dependent on the occurrence of a single event has been generalized in BAM for the case of events dependent on a multiple number of basic events




FIGURE 1.9 Representation of an Event B Dependent on the Occurrence of Event A




FIGURE 1.10

REPRESENTATION OF AN EVENT C DEPENDENT ON THE OCCURRENCE OF EVENTS B AND A

•




FIGURE 1.11

FAULT TREE INCLUDING COMMON MODE EVENT A

(Figure 1.10) as well as to common mode failures depicted as a multiple set of events whose occurrence probability is dependent on a common initiating event (Figure 1.11).

I.8. Reliability Calculations by a Pattern Recognition Method

The computer program PATREC [2] relies on the recognition of sub-tree patterns whose probability combination laws have been previously stored in the computer code's library. The sub-tree is then replaced by a supercomponent with an associated occurrence probability equal to that of the recognized sub-tree. By repeating this process the whole tree is eventually transformed into a single super-component whose occurrence probability corresponds to that of the top tree event.

The elementary pattern recogniztion methodology used by PATREC entails that large amounts of non-numerical data interrelated on a complicated way be handled. To this end the computer language PL-1 was chosen given its list processing capabilities.

The task of evaluating the TOP tree event occurrence probability is performed by PATREC through the following set of manipulations on the fault tree structure which is subject to the following restrictions:

- (a) Pattern recognition is made possible by giving the fault tree diagram in a binary gate form (Fig. 1.12).
- (b) Because of the binary gate form of the fault tree,to each gate there corresponds a left hand side and

a right hand side sub-tree.

- (c) Before proceeding on to identify sub-tree patterns at each step in the tree reduction, PATREC internally reorders the fault tree diagram in a way such that if to every AND gate one unit of weight is assigned and to every OR gate two units of weight are assigned, then for each gate its right hand sub-tree will be heavier than its left hand side. Figure 1.13 shows the fault tree example II reordered according to the above rule. The above tree reordering is done in order to avoid the storage of different patterns which correspond to the same logic structure (Figure 1.14)
- (d) Using list processing methods the pattern library is stored in the computer memory in a tree-like form. As a result redundant information about similar subpatterns isn't stored separately and moreover the largest pattern found in PATREC's library are guaranteed to be identified each time. In Figure 1.15 the tree representing the set of 12 basic patterns stored in PATREC is shown. Tree patterns are represented in reverse polish notation, thus

$$P_{1} = A B \Omega = A \Omega B \qquad (1.75)$$

$$P_{5} = A B C \Omega U = A U (B \Omega C)$$

$$P_{8} = A B \Omega C D U = (A \Omega B) \Omega (C U D)$$
etc.




FIGURE 1.12

FAULT TREE EXAMPLE II IN BINARY GATE FORM







FIGURE 1.13 FAULT TREE EXAMPLE II IN ITS ORDERED FORM








Pattern not found in PAT-REC's library

FIGURE 1.14

EQUIVALENT BINARY TREE PATTERNS

<u>5</u>





PAT-REC'S LIBRARY OF PATTERNS STORED IN A TREE-LIKE FORM

(e) Basic components are required not to be replicated in the fault tree. Consequently, each time a sub-tree is found to correspond to a particular pattern in PATREC's library, it will be possible to replace it by a supercomponent having the same occurrence probability as that of the sub-tree's top event. Thus, since gate G2 of fault tree example II is the top gate for a sub-tree with the same structure as that of pattern P₅, it will be replaced by a supercomponent having an occurrence probability

 $P_{G2} = P_3 + (P_2 \cdot P_1) - (P_3 P_2 P_1) \quad (1.76)$ Subsequently a new ordered representation for the fault tree will be found (Figure 1.16), which corresponds to pattern $P_4 = ABC U , hence the TOP event occurrence probability is$ finally determined as

 $P(TOP) = P_{G2} (P_4 + P_5 - P_4 P_5)$ (1.77)

As explained above the procedure used by PATREC is restricted to fault trees which does not include replicated events. For most real problems however a number of basic components will be replicated several times in the fault tree. Therefore it is necessary that the methodology be somehow generalized to handle these situations. Computer code PATREC-DE [4] was created for this purpose. Its procedure is based on expressing the structure of a fault tree which includes replicated events in terms of a number of fault trees having no replications in their structure. Thus, recall that the dependency of a coherent structure




FIGURE 1.16

FINAL ORDERED FORM FOR FAULT TREE EXAMPLE II

function $\phi(\mathtt{Y}^N)$ on any of its basic inputs $\mathtt{y}_{\underline{i}}$ may be explicitly indicated as

$$\phi(\underline{x}) = \underline{Y}_{1} \phi(\underline{1}_{1}, \underline{x}) + (\underline{1} - \underline{Y}_{1}) \phi(\underline{0}_{1}, \underline{x}) \quad (1.38)$$

$$= h(\underline{P}) = P_{\underline{i}} h(\underline{l}_{\underline{i}}, \underline{P}) + (\underline{l} - P_{\underline{i}}) h(\underline{0}_{\underline{i}}, \underline{P}) (1.39)$$

This expansion has the effect of wiping out the dependency on Y_i from the fault trees representing $\phi(l_i, \underline{x})$ and $\phi(0_i, \underline{x})$ (Figure 1.17). Therefore by repeatedly expanding in all variables Y_i (i = 1, 2, ...,) which correspond to replicated basic events, it is possible to relate the original fault tree to a number of fault trees which include no replicated events in their structure, i.e.,


$$\phi(\underline{y}^{N}) = \sum_{\substack{\underline{y}\\\underline{y}}} \prod_{\substack{y=1}} x_{j}^{1-y_{j}} \phi(\underline{y}^{R}, \underline{y}^{R}) \quad (.78)$$


where the sum is extended over all of the 2^r binary vectors \underline{Y}^{R} corresponding to a particular combination of ON and OFF states for the replicated events, $RUR^{C} = N$ and $0^{O} \equiv 1$.

The TOP event occurrence probability for the original fault tree will then be given by

$$P(TOP) = h(P) = \sum_{\substack{YR \\ YR \\ YR \\ YR \\ YR \\ YR \\ J=1 \\ (1.79)}} r Y_{j} (1-X_{j})^{1-Y_{j}}(Y_{j}^{R}, P_{j}^{R})$$

Notice, however that this procedure has the disadvantage of





n

FAULT TREE DEPENDENCIES REDUCED OUT WHEN Y = 0 OR Y = 1

requiring that 2^r different fault tree TOP event occurrence probabilities be evaluated.

I.9. The IMPORTANCE Computer Program

IMPORTANCE [14] is a computer program which was developed to rank basic events and cut-sets according to various importance measures.

The IMPORTANCE computer code is capable of handling timedependent fault trees under the assumption that each basic component be statistically independent and that its failure and repair distribution be exponential in time. Thus to each basic event there correspond a set of parameters $(\nu, \lambda)_i$ such that the failure occurrence probability $P_i(t)$ obeys the equations

 $q(t) = 1 - p(t) \qquad (1.80)$ $\frac{dq(t)}{dt} + \lambda q(t) = \nu p(t)$ $\frac{dp(t)}{dt} + \nu p(t) = \lambda q(t)$ q(0) = 1

Therefore p(t) will be given by

$$p(t) = \frac{\lambda}{\lambda + \nu} \quad (1 - e^{-(\lambda + \nu)t}) \quad (1.81)$$

$$U = \lim_{t \to \infty} P(t) = \frac{x}{\nu + \lambda} = \frac{\frac{1}{\mu}}{\frac{1}{\mu} + \frac{1}{\tau}} = \frac{\tau}{\tau + \mu}$$

and

BASIC EVENT IMPORTANCE MEASURES COMPUTED BY THE IMPORTANCE CODE

MeasureExpression1. Birnbaum $\frac{\partial h(\underline{P}(t))}{\partial P_1(t)} = h(l_1, \underline{F}(t)) - h(0_1, \underline{P}(t))$ 2. Criticality $\frac{\partial h(\underline{P}(t))}{\partial P_1(t)} \cdot \frac{P_1(t)}{h(\underline{P}(t))}$ 3. Upgrading Function $\frac{\lambda_1}{h(\underline{P}(t))} \cdot \frac{\partial h(\underline{P}(t))}{\partial \lambda_1}$ 4. Vesely-Fussell $\frac{h_1(\underline{P}(t))}{h(\underline{P}(t))}$ 5. Barlow-Proschan $\frac{\int_0^t [h(l_1, \underline{F}(t^1)) - h(0_1, \underline{P}(t^1)] dW_f, i(t^1))}{E[N_s(t)]}$

6. Steady State Barlow-Proschan (BP,SS)


$$\frac{[h(l_{i}, \underline{\Psi}) - h(o_{i}, \underline{\Psi})]/\mu_{i} + \tau_{i}}{n}$$

$$\sum_{j=1}^{\Sigma} [h(l_{j}, \underline{\Psi}) - h(0_{j}, \underline{\Psi})]/\mu_{i} + \tau_{j}$$

TABLE 1.6 (Continued)

7. Sequential Contributory

.



.

where $\mu \equiv \text{component}$ mean time to failure and $\tau \equiv \text{component}$ mean time to repair (for convenience the component index i has been omitted in the above equations).

Table 1.6 lists the seven measures of basic event importance computed by the IMPORTANCE code.

The first four basic event importance measures relate to the fault tree at a certain point in time t. The first, second and fourth measures were previously discussed in section 1.5. The Upgrading Function Importance measure proposed by Lambert [14] offers the advantage that λ_1 as opposed to failure. probability $P_1(t)$ is a physically measurable parameter. Moreover Lambert has shown how the Upgrading Function may be used as a tool to decide on an optimal choice for system upgrade.

The fifth and seventh basic event importance measures are different in that they take into account the way components failed sequentially in time to cause system failure. Thus, the Barlow-Proschan importance [2] for component i measures the probability the system has failed by time t because a minimal cut-set critical to the system has failed with component i failing last.

The Barlow-Proschan measure is obtained by integrating over the component failure density W_f ,i(t) and by dividing over the expected number of system failures $E[N_s(t)]$ by time t. W_f ,i(t)dt is defined as the probability that event i will fail in the time interval (t,t+dt). Furthermore W_f ,s(t) df is defined to be the probability that an overall system failure will occur in the interval (t,t +dt). Murchland [15] has shown that

the system failure density $W_{f}^{}$, s(t) may be given in terms of $W_{f}^{}$, i(t) as

$$w_{f},s(t) = \sum_{i=1}^{n} \frac{\partial h(\underline{P}(t))}{\partial P_{i}(t)} W_{f},i(t) \qquad (1.82)$$

From a knowledge of W_{f} , s(t) the expected number of failures over the time interval [0,t] will be given by

$$E[N_{s}(t)] = \int_{0}^{t} W_{f}, s(t)_{dt} \qquad (1.83)$$

The sequential contributory importance measure is useful to assess the role of the failure of a component i when any other component j is the cause of system failure. For this case the failure of i will contribute to system failure only if i and j are contained in at least one minimal cut-set associated with the fault tree.

Finally the Barlow-Proschan steady-state importance measure is concerned with the asymptotic behavior of each component in the fault tree. Asymptotically the probability that a component is down is given by its unavailability (Equation 1.81)

$$u_{i} = \frac{\tau_{i}}{\mu_{i} + \tau_{i}}$$
 (1.81)

hence the asymptotic value of its probability density $W_{f}^{(t)}$, will be τ_{i}

$$\lim_{t \to \infty} W_{f}, i(t) = \frac{\frac{1}{\mu_{i} + \tau_{i}}}{\tau_{i}} = \frac{1}{\mu_{i} + \tau_{i}}$$
(1.84)

On the other hand the probability that component i causes system failure in the interval (t, t+dt) is given by

$$\frac{[h(l_{i}, \underline{P}(t)) - h(0_{i}, \underline{P}(t)] W_{f}, i(t) dt}{n}$$

$$\sum_{j=1}^{n} [h(l_{j}, \underline{P}(t)) - h(0_{j}, \underline{P}(t))] W_{f}, j(t) dt$$
(1.85)

therefore, the steady state probability that component i causes failure is

$$I_{i}^{BP,SS} = \frac{[h(l_{i}, \underline{\Psi}) - h(0_{i}, \underline{\Psi})] - \frac{1}{-\mu_{i} + \tau_{i}}}{n}$$
(1.86)
$$\sum_{j=1}^{\Sigma} [h(l_{j}, \underline{\Psi}) - h(0_{j}, \underline{\Psi})] - \frac{1}{\mu_{j} + \tau_{j}}$$

CHAPTER TWO

MODULAR REPRESENTATION OF FAULT TREES

II.1. Introduction

Defined in terms of a reliability network diagram, a module is a group of components which behaves as a supercomponent. That means, it is completely sufficient to know the state of the super-component, and not the state of each component in the module, to determine the overall state of the system. In what follows, the properties associated with modularized fault trees and the computational advantages of analyzing fault trees by means of a modular decomposition will be presented.

II.2. Modular Decomposition of Coherent Systems

In the context of the theory of coherent structures, a module is formally defined as follows [1]:

Let $\Theta(\underline{x}^N)$ be the coherent structure function for a system having the vector $\underline{x}^N = (\underline{Y}_1, \underline{Y}_2, \dots, \underline{Y}_n)$ of basic input events. Then the subset M of basic events contained in N together with the coherent structure function $\sigma(\underline{x}^M)$ define a module provided

$$\mathfrak{E}(\underline{\chi}^{N}) = \alpha(\sigma(\underline{\chi}^{M}), \underline{\chi}^{MC})$$
(2.1)

where α is a coherent structure function operation on the super-component state $\sigma(\underline{\gamma}^M)$ and on the set of events $\underline{\gamma}^{MC}$ with N = MUM^C.

Thus, a module $\sigma(\underline{y}^M)$ for system $\Theta(\underline{y}^N)$ is a coherent subsystem acting as a super-component. It follows then that in terms of a fault tree diagram, an intermediate gate event will be a module to the top event if the basic events contained in the domain of this gate do not appear elsewhere in the fault tree.

Hence the modularization of fault trees having no replicated events or gates can be easily accomplished, since every intermediate gate for such a fault tree will be the top event for a tree sub-module. Nevertheless, as soon as replicated events and gates occur in the fault tree, the modular decomposition becomes a more involved procedure.

II.3. The Finest Modular Representation

An algorithm to decompose a fault tree into its finest modular representation given its minimal cut-set structure composition, was originated by Chatterjee [7].

The finest modular representation for a coherent structure function $\Theta(\underline{Y}^{N})$ is defined to be its mathematically equivalent fault tree diagram having the following properties:

- All tree branches are independent, i.e., every intermediate gate event in the tree is modularizable;
- 2. The logic function associated with each gate is either "prime", or "simple" having no inputs from other "simple" gates of the same type.
 AND and OR gates are defined as the "simple" gates, since

they are characterized by a single cut-set and a single pathset, respectively. The second property requires that AND and OR gates present in the finest modular representation be of maximal size, i.e., if a simple gate has as inputs a number of simple gates of the same type, then all these gates must be collapsed together into one gate.

Higher order "prime" gates are defined to be Boolean logic functions which are not further modularizable. Prime logic functions are thus characterized by an irreducible set of Boolean cut-set vector equations.

Let $\sigma(\underline{y}^{M})$ be the coherent structure function corresponding to a prime gate having inputs $\underline{y}^{M} = (Y_{1}, Y_{2}, \dots Y_{m})$, then each of its minimal cut-sets will be represented by a Boolean vector

$$S_{j} = (S_{1j}, S_{2j}, \dots S_{nj})$$
 (2.2)

(j = 1, ..., l), with $S_{ij} = 1$ if the input i is contained in the cut-set j and $S_{ij} = 0$ if the input i is not contained in the cut-set j (i = 1,2,...,n).


Thus, consider the sub-tree examples shown in Figures 2.1 and 2.3. Figure 2.1 represents a sub-tree having no replicated events, and its finest modular representation (Figure 2.2) is readily obtained by coalescing gates Gl and G2. Its modular structure is given by the following set of recursive equations.


$$M_{1} = \{M_{3}, M_{4}, M_{5}; \Omega\}$$
(2.3)

$$M_{3} = \{a, b, c, ; U\}$$
(2.4)


$$M_{4} = \{d, e, f; U\}$$
(2.4)

$$M_{5} = \{g, h, i; U\}$$





SAMPLE SUB-TREE I WITH NO REPLICATIONS





FINEST MODULAR REPRESENTATION OF SAMPLE SUB-TREE I

Alternately, the sub-tree structure could have been described by listing its 27 different minimal cut-sets (a,d,g), (b,d,g), (c,d,g), etc.

Figure 2.3 represents a sub-tree having replicated event r as an input to gates G3 and G5. To obtain its finest modular representation (Figure 2.4) one must first realize that events (a,b), (g,i) and (d,e,f) form modules associated with simple OR gates

> $M_3 = \{a,b;U\}$ (2.5) $M_4 = \{d,e,f;U\}$ $M_5 = \{g,i;U\}$


Furthermore, these modules together with replicated event r will become the inputs to a higher order prime gate $\sigma(Y_r, Y_{M3}, Y_{M4}, Y_{M5})$ characterized by a set of MODULAR minimal cut-sets represented in Boolean vector form as:


$$\underline{Y}^{B} = (\underline{Y}_{R}, \underline{Y}_{M3}, \underline{Y}_{M4}, \underline{Y}_{M5})$$
 (2.6)

$$S_1 = (1,0,1,0)$$
 (2.7)


$$S_{2} = (0, 1, 1, 1)$$

It should be noted here how each of these modular minimal cut-sets is a compact representation for the usual basic event minimal cut-sets. Thus S_1 includes the 3 minimal cut-sets (r,d), (r,e), (r,f); while S_2 incorporates the other 12 remaining minimal cut-sets (a,d,g), (b,d,g), (a,d,i), etc. It must be stressed here that the algorithm given by Chatter-jee was devised for deriving the modular composition of a fault tree given the minimal cut-set structural description





SAMPLE SUB-TREE II WITH REPLICATIONS





FINEST MODULAR REPRESENTATION OF SAMPLE SUB-TREE II

of the fault tree. In complete contrast with this, the modularization algorithm given in Chapter III derives the modular composition of a fault tree directly from its diagram description.

II.4. Reliability Evaluation of Modularized Fault Trees

Once the modular structure of a fault tree has been derived, a quantitative evaluation of reliability and importance parameters of the fault tree may be efficiently performed. In particular, the probability of the occurrence of the top event, P(TOP), is obtained by means of a series of recursive calculations requiring the evaluation of the probability expectation value of each of the modules contained in the tree.

Thus, if a particular module M in the tree has a set (M_1, M_2, \ldots, M_n) of modules as inputs, and is characterized by the coherent structure function σ_M

$$\sigma_{\rm M} = \beta(\sigma_1, \sigma_2, \dots, \sigma_n)$$
(2.8)
with $\sigma_1 = \sigma_{\rm M_1}$ (i=1,...,n), then its expectation value
 $h_{\sigma}(\underline{P})$ is given by

$$h_{\sigma}(\underline{P}) = h_{\beta}(h_{\sigma_{1}}(\underline{P}), h_{\sigma_{2}}(\underline{P}), \dots, h_{\sigma_{n}}(\underline{P}))$$
(2.9)

For the case of simple AND and OR gate modules, the expression for \mathbf{h}_{R} reduces to

$$M = \{M_1, M_2, \dots, M_n; \Omega\}$$

=> $h_{\beta} = h_{\sigma_1} \cdot h_{\sigma_2} \dots h_{\sigma_n} = \pi h_{\sigma_1}$ (2.10)

$$M = \{M_{1}, M_{2}, \dots, M_{n}; U\}$$

=> $h_{\beta} = 1 - (1 - h_{\sigma_{1}})(1 - h_{\sigma_{2}}) \dots (1 - h_{\sigma_{n}}) = \prod_{i=1}^{n} h_{\sigma_{i}}$ (2.11)

While for a higher order gate module $h_{g}(\underline{P})$ is given by

N₁

$$\sigma_{M} = \prod_{j=1}^{K} \prod_{i \in K_{j}} \sigma_{i}$$

$$N_{k}$$

$$\Rightarrow h_{\beta} = \Sigma \left(\prod_{j=1}^{K} \prod_{i \in K_{j}} \sigma_{i} \right)$$

$$(2.12)$$

where isK_j includes all modules contained in the minimal cut-set K_j, N_k is the total number of minimal cutsets representing the module structure σ_M and E represents the probability expectation value operator which when applied on the structure function σ_i yields

$$E(\sigma_1) = h_{\sigma_1}(\underline{P})$$
(2.13)

An exact computation of h_{β} for a higher order gate may be done by performing the operations indicated on the right-hand side of equation (2.12) and using the idempotency property of σ_i i.e. $\sigma_i^2 = \sigma_i$. An expression for σ_M linearly dependent on σ_i for all i will be thus obtained. It is then possible to apply equation (2.13) yielding h_{β} as a function of h_{σ_i} (i=1,...,n).

For a higher-order module involving a large number of cut-sets, such an evaluation technique would be, however, too complex. So that for these cases it is preferred to use an approximation by applying the familiar minimal

cut-set upper bound formula

$$h_{\beta}(\underline{P}) \leq \frac{||}{|J=1|} \pi h_{\sigma}(\underline{P})$$
(2.14)

which in its first order expansion reduces to the rareevent approximation

$$h_{\beta}(\underline{P}) \leq \sum_{j=1}^{N_{k}} h_{\sigma_{i}}(\underline{P})$$
(2.15)

It may be seen now that the top event occurrence probability, P(TOP), can be derived by successivly using, whereever necessary, the minimal cut upper bound approximation for the evaluation of modular reliabilities contained in the fault tree.

The following theorem states that such a series of approximations will yield an upper bound value closer to P(TOP) than that obtained by applying the minimal cut upper bound to the family of cut-sets characterizing the full fault tree. The proof of the theorem closely follows the line of arguments given by Barlow and Proschan [1] to show the analogous result for the minimal path lower bound approximation to P(TOP).

<u>Theorem</u>: Let $\Theta(\underline{y}^N)$ be a coherent structure of independent components with modular decomposition

 $\{(M_1,\sigma_1), (M_2,\sigma_2), \ldots, (M_r,\sigma_r)\}$ and organizing coherent structure function β i.e.

 $\Theta(\underline{y}^{N}) = \beta(\sigma_{1}, \sigma_{2}, \dots, \sigma_{p})$

(2.16)

with $M_{i}\Omega M_{j}$ = the empty set for $i \neq j$. Then

Here v_{γ} denotes the minimal cut upper bound for a coherent structure function $\gamma(y_1, \ldots, y_m)$ i.e.

$$\gamma(\underline{\underline{y}}^{M}) = \prod_{j=1}^{N_{k}} \pi \quad \underline{y_{j}} = \nu_{\gamma}(\underline{\underline{P}}) = \prod_{j=1}^{N_{k}} \pi \quad \underline{P_{i}} \quad (2.18)$$

In order to prove the theorem (equation 2.17), it is necessary to first introduce the following Lemma:

Lemma: Let a coherent structure function γ consist of n modules connected in series, that is

$$\gamma(\underline{Y}) = \pi \gamma_{\underline{i}}(\underline{Y})$$

$$i=1 \qquad (2.19)$$

and consider all components to be statistically independent. Then

$$n_{\pi} \upsilon_{\gamma}(\underline{P}) \leq \upsilon_{\gamma}(\underline{P})$$
(2.20)
$$i=1 \quad \gamma_{\underline{i}}$$

<u>Proof of Lemma</u>: We may represent γ_i in terms of its minimal cut-set structure functions $\lambda_{i1}, \ldots, \lambda_{ik_i}$ as

$$\gamma_{i} = \prod_{j=1}^{K_{i}} \lambda_{ij} (\underline{Y}) \qquad (i=1,\ldots,n) \qquad (2.21)$$

it follows that

$$v_{i}(\underline{P}) = \underbrace{||}_{j=1} P(\lambda_{ij}(\underline{Y}) = 1)$$
(2.22)

and hence

Now, if we replace replicated components in the minimal cut-set representation for $\gamma_1(\underline{Y})$ by identical but mutually independent components, we will obtain a new coherent structure function γ^1 having the same upper bound as γ i.e.

$$\upsilon_{\gamma^1}(\underline{P}) = \upsilon_{\gamma}(\underline{P}) \tag{2.24}$$

But by the definition of γ^1

$$h_{\gamma^{1}}(\underline{P}) = \pi \upsilon_{\gamma}(\underline{P})$$
 (2.25)
 $i=1$

therefore

n

$$\pi \upsilon_{\gamma} (\underline{P}) \leq \upsilon_{\gamma} (\underline{P})$$

$$i=1 \Upsilon_{1}$$
(2.26)

q.e.d.

<u>Proof of Theorem</u>: Let v_1, v_2, \ldots, v_t denote the minimal cut-set structure functions of the organizing coherent structure function $\beta(\sigma_1, \ldots, \sigma_r)$; let $\beta_j(\underline{Y}) = v_j[\sigma_1(\underline{Y}), \ldots, \sigma_r(\underline{Y})]$ be the minimal cut-set indicator function constituted

by a number of modules $(M_{i1}, M_{i2}, \ldots, M_{i\nu_j})$ which are necessarily connected in series. And let $\mu_{j1}, \mu_{j2}, \ldots, \mu_{jtj}$ denote the minimal cut-set structure functions for β_j $(j=1,2,\ldots,t)$.

Then

constitute the set of minimal cut-set structure function of $\Theta(\underline{Y}^N)$ since (a) each μ_{jk} is distinct given that the modules in the structure $\beta(\sigma_1, \ldots, \sigma_r)$ are disjoint. (b) $\mu_{jk} = 1$ => $\nu_j = 1 \Rightarrow \beta = 1 \Rightarrow \Theta = 1$ therefore μ_{jk} is a cut-set structure function of β . Moreover the sets μ_{jk} are minimal.

It follows that

$$\upsilon_{\Theta}(\underline{P}) = \coprod_{j=1}^{J} \stackrel{i}{\coprod} h_{\mu_{jk}}(\underline{P})$$
(2.27)

Furthermore since the modular components of v_j are connected in series, one may apply the above Lemma to obtain

$$h_{\nu_{j}}(\upsilon_{\sigma l}(\underline{P}),\ldots,\upsilon_{\sigma r}(\underline{P})) \leq \upsilon_{\beta_{j}}(\underline{P})$$
(2.28)

Finally, using (2.27) and (2.28) it follows that

q.e.d.

II.5. Reliability Importance of Modules

II.5.1 Summary of Reliability Importance Measures

It has been shown that for a modularized fault tree, the evaluation of the top event occurrence probability P(TOP) requires that the occurrence probabilities of all the intermediate gate events corresponding to a module in the fault tree be evaluated in advance. It is obvious, however, that because of the recursive nature of the modular equations, the execution of this task may be done very efficiently. Furthermore, it will be shown in this section that the additional information obtained in this process, i.e., the modular reliabilities, is needed to evaluate the reliability importance of each of the modules and basic events contained in the fault tree.

In Chapter I several measures of importance were introduced and defined in terms of $h(\frac{P}{2})$ the top event occurrence probability given as a function of the occurrence probabilities of the basic events

 $P(TOP) = E(\Theta(\underline{x}^{N})) = Prob [\Theta(\underline{x}) = 1] = h(\underline{P})$ (2.30) with $\underline{x} = (\underline{y}_{1}, \underline{y}_{2}, \dots, \underline{y}_{n})$ and $\underline{P} = (\underline{P}_{1}, \underline{P}_{2}, \dots, \underline{P}_{n})$ defined as

(2.31)

 $E(y_{1}) = Prob (y_{1}=1) = P_{1}$

Thus, Birnbaum's measure of importance for system's component i was defined as the rate of change of the overall system reliability as the reliability of component i is changed.

$$I_{1}^{B} = \frac{\partial h(\underline{P})}{\partial P_{1}} = h(l_{1}, \underline{P}) - h(0_{1}, \underline{P})$$
(2.32)

The criticality importance of component i was defined as the probability that the system is in a state in which component is both "critical" to the system and is in a failed state, given that the system has failed

$$I_{i}^{Cr} = \frac{Prob (i critical) \cdot P_{i}}{h(\underline{P})}$$
(2.33)

where component i is defined to be critical to the system if the system fails provided i is in a failed state but does not fail if component i is not in a failed state, i.e., it is required that the state vector \underline{Y} be such that

> $(l_1, \underline{Y}) = 1$ and $(0_1, \underline{Y}) = 0$ (Recall $(l_1, \underline{Y}) \equiv \Theta(Y_1, Y_2, \dots, Y_1 = 1, \dots, Y_n)$ Hence

Prob(i critical) =P'(
$$\{ \mathcal{O}(l_{1}, \underline{\chi}) - \Theta(O_{1}, \underline{\chi}) \} = 1$$
)
= P($\Theta(l_{1}, \underline{\chi}) = 1$) - P ($\Theta(O_{1}, \underline{\chi}) = 1$) (2.34)

=>
$$P(i \text{ critical}) = h(l_i, \underline{P}) - h(O_i, \underline{P})$$
 (2.35)

By substituting equation (2.35) into equation (2.33), the following equation is derived:

$$I_{1}^{Cr} = (h(1_{1}, \underline{P}) - h(0_{1}, \underline{P})) F_{1}$$
(2.36)
h(P)

The Vesely-Fussell importance measure for component i

was defined as the probability that component i will contribute to system failure, given that the system is in a failed state. As component i contributes to system failure only if a cut-set containing i has failed, it is convenient to define $\Theta_k^i(\underline{Y})$ to be the Boolean operator function for the union of all cut-sets containing event i

$$\Theta_{k}^{i}(\underline{Y}) = \underbrace{11}_{j=1} \pi Y_{l} \qquad (2.37)$$

$$i \in K, j$$

with N_k^i = number of cut-sets containing basic event, i, $\ell_{\varepsilon}K_j$ and $i_{\varepsilon}K_j$ implies index ℓ includes all basic events in cut-set Kj which necessarily contains event i. Then in terms of Θ_k^i (\underline{Y}) the Vesely-Fussell importance of component i is given by

$$I_{1}^{V.F.} = \frac{P(\theta_{k}^{1}(\underline{Y})=1)}{P(\theta(\underline{Y})=1)} = \frac{h_{1}(\underline{P})}{h(\underline{P})}$$
(2.38)

II.5.2 The Birnbaum and Criticality Measures of Importance
 for Modules

Since for a modularized fault tree each of its modules may be considered as a super-component independent of the rest of the tree, the above definitions may also correctly apply for modular importances. Thus, if $\sigma(\underline{\gamma}^{M})$ is the coherent structure function associated with module M for a fault tree characterized by coherent structure function $\Theta(\underline{\gamma}^{N})$, i.e.

$$\Theta(\underline{y}^{N}) = \alpha(\sigma(\underline{y}^{M}), \underline{y}^{MC})$$
(2.39)

and

$$h_{\Theta}(\underline{p}) = h_{\alpha} (h_{\sigma}(\underline{p}^{M}), \underline{p}^{MC})$$
(2.40)

then Birnbaum's importance measure for module M will be

$$I_{\alpha,M}^{B} = \frac{\partial h_{\alpha}(h_{\sigma}(\underline{p}^{M}), \underline{p}^{MC})}{\partial h_{\sigma}(\underline{p}^{M})}$$
(2.41)

and since the set M of inputs is disjoint from the rest of the tree, we can use a partial derivative chain rule to obtain the Birnbaum importance of input i contained in module M [5]

$$\mathbf{I}_{\Theta,i}^{B} = \frac{\partial h_{\alpha}(h_{\sigma}(\underline{\mathbb{P}}^{M}), \underline{\mathbb{P}}^{MC})}{\partial h_{\sigma}(\underline{\mathbb{P}}^{M})} \cdot \frac{\partial h_{\sigma}(\underline{\mathbb{P}}^{M})}{\partial P_{i}}$$
(2.42)

 $(i \in M)$

$$\Rightarrow I^{B}_{\Theta,i} = I^{B}_{\alpha,M} I^{B}_{\sigma,i}$$
(2.43)

In words, the above chain-rule states that the Birnbaum importance of event i is given by the product of its Birnbaum importance with respect to the module to which it belongs and the Birnbaum importance of the module with respect to the top tree event.

The criticality importance measure for module M is given by

$$I_{M}^{Cr} = \frac{\partial h_{\alpha} (h_{\sigma}(\underline{P}^{M}), \underline{P}^{MC})}{\partial h_{\sigma}(\underline{P}^{M})} \cdot \frac{h_{\sigma}(\underline{P}^{M})}{h_{\alpha} (h_{\sigma}(\underline{P}^{M}), \underline{P}^{MC})}$$
(2.44)

so a reliability change in module M proportional to its expectation value

$$\Delta h_{\sigma} = C_{M} h_{\sigma} (\underline{p}^{M})$$
(2.45)

causes a system reliability fractional change given by

$$C_{\alpha} = \frac{\Delta h_{\alpha}}{h_{\alpha}} = C_{M} I_{M}^{Cr}$$
(2.46)

II.5.3 The Vesely-Fussell Importance Measure for Modules
 The Vesely-Fussell importance measure for module M
will be given by

$$I_{M}^{V.F.} = \frac{\operatorname{Prob} (\alpha_{K}^{M} (\sigma(\underline{Y}^{M}), \underline{Y}^{MC}) = 1)}{\operatorname{Prob} (\alpha(\sigma(\underline{Y}^{M}), \underline{Y}^{MC}) = 1)}$$
(2.47)

with α_K^M ($\sigma(\underline{\gamma}^M)$, $\underline{\gamma}^{MC}$) defined to be the Boolean operator function for the union of all cut-sets of $\alpha(\sigma(\underline{\gamma}^M), \underline{\gamma}^{MC})$ containing super-component event $\sigma(\underline{\gamma}^M)$, i.e.

$$\alpha_{K}^{M} (\sigma(\underline{\Upsilon}^{M}), \underline{\Upsilon}^{MC}) = \frac{||}{j=1} \begin{pmatrix} \sigma \pi & \Upsilon_{\ell} \\ \varepsilon_{\varepsilon}^{Kj} \\ \sigma_{\varepsilon}^{\varepsilon} Kj \end{pmatrix}$$
(2.48)

with

$$Y_{\ell} \epsilon \underline{y}^{MC}$$
, $d = \sigma(\underline{y}^{M})$, N_{k}^{σ} = number of cut-sets

containing super-component σ and K_j a cut-set containing necessarily the super-component state σ .

Chatterjee [6] has shown that a chain-rule, analogous to the one given for the Birnbaum importance of component i in module M (equation 2.43), holds for the Vesely-Fussell importance measure, namely

$$I_{\Theta,i}^{V.F.} = I_{\alpha,M}^{V.F.} I_{\sigma,i}^{V.F.}$$
(2.49)

with

 $\Theta(\underline{Y}) = \alpha(\sigma(\underline{Y}^{M}), \underline{Y}^{MC}) \text{ and } \underline{Y}_{\underline{1}} \in \underline{Y}^{M}.$

This relation has been proven by Chatterjee as follows: The family of minimal cut-sets of $\Theta(\underline{Y})$ containing events

 $i(=K_{\Theta}(i)) \text{ may be generated by taking the family of minimal} \\ \text{cut-sets of } \alpha(\sigma(\underline{Y}^{M}), \underline{Y}^{MC}) \text{ which include module } M (=K\alpha(M)) \\ \text{and then substituting superevent } M \text{ by the family of minimal} \\ \text{cut-sets of } \sigma(\underline{Y}^{M}) \text{ which contain event } i (= K_{\sigma}(i)), \text{ therefore} \\ K_{\Theta}(i) = K_{\sigma}(i) \times \{K_{\alpha}(M) - (M)\}$ (2.50)

By defining the following events

- A = at least one of the minimal cut-sets of module M
 which contains i fails, i.e., Ko(i) fails.
- B = at least one of the minimal cut-sets of module M fails, i.e. K_{σ} fails (notice A \subset B).
- C = at least one of the elements of $K_{\alpha}(M)-(M)$ fails (notice event C is disjoint with any event within the module).

It follows that COB is the event = module causes system failure. And AOBOC is the event = module causes system

failure with event i failing.

Also, one has

 $P(A\Omega B\Omega C) = P(B) \cdot P(A\Omega B|B) \cdot P(C)$ (2.51) since event C is independent of A and B, and $P(A\Omega B|B)$ is the conditional probability that event AOB occurs, given that event B has occurred.

Furthermore, since A \subset B then A Ω B = A and since C and B are independent events P(C)P(B) = P(C\Omega B), hence

$$P(A\Omega B\Omega C) = P(A|B) \cdot P(C\Omega B)$$
(2.52)

It is now only necessary to realize that the following relations hold

	$I_{\Theta,i}^{V.F.} = \frac{P(i \text{ has failed with at least one of its mini}}{cut-sets)}$	mal
=>	P(the system has failed) $I_{\Theta,1}^{V.F.} = \frac{P(A B) \cdot P(C\Omega B)}{h_{\Theta}(P_{+})}$	(2.53)

also

 $I_{\sigma,i}^{V,F} = P(A|B)$ (2.54)

$$\mathbf{I}_{\alpha,M}^{\mathbf{V}\cdot\mathbf{F}\cdot} = \frac{P(C\Omega B)}{h_{\Theta}(\underline{P})}$$
(2.55)

Hence

$$I_{\Theta,i}^{V.F.} = I_{\alpha,M}^{V.F.} I_{\sigma,i}^{V.F.}$$
(2.56)

q.e.d.

II.5.4 Evaluation of the Vesely-Fussell Importance Measures for a Modularized Fault Tree

In what follows it will be shown how the Vesely-Fussell importance for modules and basic events can be easily computed from a knowledge of the modular structure of a fault tree by a successive use of the recursive modular equations

$$\sigma_{M} = \beta(\sigma_{1}, \sigma_{2}, \dots, \sigma_{n})$$
(2.57)

and by using the Vesely-Fussell modular importance chainrule

$$I_{\Theta,1}^{V,F} = I_{\alpha,M}^{V,F} I_{\sigma,1}^{V,F}$$
(2.58)

Indeed, for the case of the super-module σM composed of modules $(\sigma_1, \sigma_2, \ldots, \sigma_n)$, the Vesely-Fussell importance of each of these modules is given by

$$I_{\Theta,\sigma_{j}}^{V.F.} = I_{\alpha,M}^{V.F.} \qquad I_{\beta,\sigma_{j}}^{V.F.} \qquad (2.59)$$
$$(j=1, 2, \dots n)$$

with

$$\Theta(\underline{\mathbf{y}}) = \alpha(\sigma_{\mathbf{M}}(\underline{\mathbf{y}}^{\mathbf{M}}), \underline{\mathbf{y}}^{\mathbf{MC}})$$
(2.60)

Equation (2.59) giving the V.F. importance of modules $(\sigma_1,\ldots,\sigma_n)$ contained in σ_M with respect to the TOP tree event, acquires a very simple form for the case of "simple" AND and OR gates. Thus, for an AND gate (Figure 2.5) supermodule the following equation results

$$\sigma_{\rm M} = \sigma_{\rm AND} = \pi \sigma_{\rm j}$$
(2.61)

Therefore, a failure of the super-module implies necessarily that all of its modules have failed, i.e., the probability that module σ_j (j=1, 2,...n) contributes to failure of σ_M given that σ_M has failed equals one

$$I_{\beta,\sigma_{1}}^{V.F.} = 1.$$
 (2.62)

$$I_{\theta}, \sigma_{j} = I_{\alpha, M}^{V, F}$$
(2.63)


In other words, a module σ_j which is an input to an AND gate super-module σ_M will have the same V.F. importance with respect to the TOP tree event as the super-module σ_M .


For the case of an OR gate super-module (Figure 2.6), the structure function will be given by

$$\sigma_{\rm M} = \sigma_{\rm OR} = \frac{||}{j=1} \sigma_j \qquad (2.64)$$

Here, module σ_j contributes to the failure of σ_M only through the single event cut-set (M_j). Therefore the probability that it contributes to the failure of σ_M given that σ_M has failed is

$$I_{\beta,\sigma_{j}}^{V,F} = \frac{h_{\sigma_{j}}(\underline{P}^{M}_{j})}{h_{\sigma_{M}}(\underline{P}^{M})}$$
(2.65)
$$I_{\theta,\sigma_{j}}^{V,F} = I_{\alpha,M}^{V,F} \cdot \frac{h_{\sigma_{j}}}{h_{\sigma}}$$
(2.66)








FIGURE 2.6 OR GATE SUPER-MODULE

Finally, the evaluation of the Vesely-Fussell importance of modules σ_j which are inputs to a higher order prime module σ_M (Figure 2.7) have to be considered:

$$\sigma_{M} = \beta(\sigma_{1}, \dots, \sigma_{n}) = \prod_{l=1}^{N_{k}^{J}} \prod_{i \in Kl}^{\pi} \sigma_{i} \qquad (2.67)$$

$$(i = 1, 2, \dots, n)$$

The probability that $module \sigma_i$ will contribute to the failure of its parent $module \sigma_M$, given that the parent module has failed is given by

$$I_{\beta,\sigma_{j}}^{V.F.} = \frac{P(\beta_{K}^{j}(\sigma_{1},\ldots,\sigma_{n}) = 1)}{P(\beta(\sigma_{1},\ldots,\sigma_{n}) = 1)}$$
(2.68)

now

$$P(\beta(\sigma_1, \dots, \sigma_n) = h_{\sigma_M}$$
(2.69)

and equation (2.67) implies that β_K^j is given by

$$\beta_{K}^{J} = \coprod_{\substack{l=1\\j \in K_{\ell}}}^{N_{K}^{J}} \sigma_{k} \qquad (2.70)$$

Thus, the V.F. importance for module \$j\$ with respect to the TOP event will be





FIGURE 2.7 HIGHER ORDER PRIME GATE SUPER-MODULE



а. 1

CHAPTER THREE

PL-MOD: A FAULT TREE MODULARIZATION COMPUTER PROGRAM WRITTEN IN PL-1

III.1 Introduction

As pointed out in Chapter II, it is possible to find for any fault tree diagram an equivalent tree representation such that all of its intermediate gates correspond to a modular super-event independent from the rest of the tree. Furthermore, these modular gates are associated with Boolean logic functions which are either "prime", i.e., they are represented by an irreducible set of minimal cut-sets, or are "simple" of maximal size, i.e., they are AND or OR gates having no inputs from other gates of the same type.

A number of computational advantages result by using this modular representation to analyze fault trees:

(a) Probabilities of occurrence for the TOP and intermediate gate events may be efficiently computed, by evaluating these modular events in the same order that they are generated;

(b) Modular and component importance measures are easily computed by starting at the TOP tree event and successively using a modular importance chain-rule;

(c) For complex fault trees necessitating the use of minimal cut-set upper bounds for their quantification, sharper bounds will result by using the minimal cut-set upper bound at the level of modular gates.

In this chapter, an algorithm will be given for arriving at the modular decomposition of fault trees. The implementation of the algorithm by the computer code PL-MOD will be discussed and its operation shall be illustrated by means of the familiar Pressure Tank Rupture fault tree example [1]. Finally, it will be shown how PL-MOD proceeds to use the modular information for the evaluation of modular event occurrence probabilities and of modular and component Vesely-Fussell importance measures.

III.2. Algorithm for the Modular Decomposition of Fault Trees

In Figure 3.1 a flow-chart is given for the algorithm used by PL-MOD to modularly decompose fault trees.

The tree modularization is achieved by performing a series of manipulations on its nodes as outlined by the following steps:

(a) Each NODE in the fault tree is defined as a gate operator (AND, OR, K-out-of-N) together with a set of attached input gates and basic event components (Figure 3.2).

(b) A NODE's output will be an input to another NODE defined to be its NODE ROOT (Figure 3.3).

(c) NODES having common replicated inputs are interconnected (Figure 3.4). These interconnections then identify sets of nodes which are not immediately modularizable in the original form of the fault tree.

(d) The tree modular decomposition is simultaneously

started at all bottom branch gate nodes (Figure 3.5) defined to be those having no gate inputs (GATELESS NODES).

(e) Simple (AND,OR) gateless nodes having as NODE ROOT another gate of the same type (Figure 3.6), are coalesced with their NODE ROOT by transferring all their inputs to the NODE ROOT and thus reducing the number of gate inputs to the NODE ROOT.


(f) Simple gateless nodes having a gate of a different type as NODE ROOT are modularized (Figure 3.7). Those gateless nodes having replicated components or "nested sub-modules as inputs are temporarily transformed into "nested" modules (Figure 3.8), unless it is found that the set of replicated events within the gate is complete (Figure 3.9) in which case a modular minimal cut-set representation for its composition will be performed. The minimal cut-sets will then be constituted by replicated events and proper modules arising from each of the nested modules (Figure 3.10).

(g) Symmetric (K-out of-n) gate NODES are immediately modularized and given their Boolean representation (Figure 3.11).


(h) Nodes which have been transformed into proper modules or temporary nested sub-modules are attached to their NODE ROOT gate as additional component-like inputs thereby reducing the number of gate inputs to their NODE ROOT gate (Figure 3.12).

(1) As steps (e), (f), (g) and (h) reduce the number of gate inputs to each of the NODE ROOT gates attached to a gateless node, a new set of gateless nodes will necessarily be

FIGURE 3.1





FAULT TREE MODULARIZATION ALGORITHM







FAULT TREE NODES
















FIGURE 3.6


COALESCED GATELESS NODES

g0T






 $g_2 = \{c_1, c_2, c_3; \Omega\}$ $g_3 = \{c_5, c_6; \Omega\}$




MODULARIZED GATELESS NODES

60T





INTERDEPENDENT NODES IN TEMPORARY NESTED MODULES g3, g5



g3 = {C1,C2;U} g5 = {C5,C6;U} 11

FIGURE 3.9






112



MODULAR MINIMAL CUT-SET REPRESENTATION






FIGURE 3.11

SYMMETRIC MODULARIZED GATE




FIGURE 3.12

MODULARIZED GATES AS PSEUDO-COMPONENTS

obtained. Therefore steps (e) through (h) will be successively applied to newly obtained sets of gateless nodes until the TOP tree event is reached, thus leading to a modularization of the whole tree.

Careful examination of the kinds of fault tree structural modifications needed to modularly decompose a fault tree, will lead to the conclusion that a quite involved logical procedure must be followed to accomplish this task. Therefore, in order to implement the modularization of fault trees by the computer program PL-MOD, it has been necessary to turn to a programming language capable of dynamically following the step-by-step structural changes effected by the modularization algorithm. In the following sections of the chapter, programming language PL-1, shall be shown to be particularly suited for this objective. Consequently the logical manipulations required to modularize fault trees will be illustrated throughout by the FL-1 statements contained in the PL-MOD code.

III.3. <u>PL-1</u> Language Features Used for the Representation and Modularization of Fault Trees

III.3.1. Introduction

In Chapter I, it was discussed how the computer code PATREC [12] utilized a number of PL-1 language [11] tools for the analysis of non-replicated event fault trees by means of a pattern recognition technique. It was pointed out that its procedure relies on the recognition of sub-tree patterns with-

in the fault tree which conform to known tree patterns stored in the the computer code library. Each recognized sub-tree portion is then replaced by a super-component with an occurrence probability which has been computed by PATREC. New sub-tree patterns are then recognized which include these supercomponents until ultimately the tree reduces to a single supercomponent with an occurrence probability equal to the overall system reliability.

The approach taken by PL-MOD is quite different in that its purpose is to obtain the full structural information for the fault tree. This information is needed to allow for a much more extensive analysis of the fault tree, rather than the sole evaluation of the overall system reliability.

III.3.2. Structure Variables

A structure in PL-1 is a hierarchical collection of related data items of different types.

In the computer code PL-MOD, a node is represented by a structure containing relevant information such as its NAME (chosen to be a number), its VALUE (a number which equals 1 for AND gates and 2 for OR gates), the number of gate inputs it contains = GIN, the number of non-replicated inputs it contains (called free leaves) = LIL, the number of replicated inputs it contains (called replicated leaves) = DIR, etc. Thus, the NODE structure has a declaration statement of the form

NAME FIXED,
 VALUE FIXED,
 GIN FIXED
 LIL FIXED,
 DIR FIXED,
 etc.

III.3.3. Pointers, Based and Controlled Variables

PL/1 provides several facilities normally found only in assembler or in list-processing languages. The essence of list processing is the ability to dynamically allocate blocks of core storage, to link those blocks together into a structure, and to store and to retrieve data from the blocks. List processing for complicated data structures, such as those required by PL-MOD, are very difficult or impossible to achieve through manipulations of simple arrays.

Each individual block of list-processing storage is called a BASED VARIABLE and is usually defined as a data structure. Since several based variables with identical structures will in general exist at a time, a POINTER VARIABLE is required to point at a specific one.

Thus, in order to handle sets of similar NODE structures, it is necessary that they be declared as BASED variables

DECLARE 1 NODE BASED (NT),

2 NAME FIXED,

2 VALUE FIXED,

2 GIN FIXED

2 LIL FIXED,

2 DIR FIXED,

2 etc.

Each time a NODE structure needs to be created, an ALLOCATE statement is used (ALLOCATE NODE) with pointer variable NT automatically acquiring a different value for each NODE structure. This set of different NT pointer values may be then kept in an array of pointers SPINE (I) (I = 1,2, ...,GUM = total number of gates) for identification of each of the nodes in the tree.

The following statements allocate and identify a NODE associated with Gate I

ALLOCATE NODE;

SPINE (I) = NT;

After the node has been allocated, it will be possible to specifically refer to it through the qualified expression

SPINE (I) +NODE

Finally, whenever the NODE associated with Gate I is no longer needed, its storage space may be released by the statements

NT = SPINE (I);

FREE NODE;

Another type of variable used throughout PL-MOD is the

CONTROLLED variable. These variables are similar to BASED variables in that they can be dynamically allocated and released at any time by means of the ALLOCATE and FREE statements. Nevertheless, two or more CONTROLLED variables having the same name cannot coexist, since they are only identified by their name and no pointer exists which locates them in the computer memory.

III.3.4. The REFER Option for Based Variables

In Chapter I, it was mentioned that the computer code PATREC requires that fault trees be represented in binary gate form (Figure 3.13). As a result each NODE structure in PATREC requires the same amount of storage. In the approach taken by PL-MOD no restriction exists on the number of gates and component inputs that a NODE may have, and thus it is necessary that the NODE structures in PL-MOD be made of input arrays having a variable number of dimensions.

The REFER option for based structure variable can fulfill such a task as illustrated by the NODE example of Figure 3.14: AND Gate 7 consists of two gate inputs (8,9), three leaf inputs (3,5,7) and one replicated leaf input (r-leaf) (20001). Therefore, NODE.NAME = 7, NODE.VALUE = 1, NODE.GIN = 2, NODE.LIL = 3 and NODE.DIR = 1. Gate 7 is connected to its input gates by means of an array variable NODE.SPIT which stores the pointers corresponding to NODES 8 and 9 (i.e., SPINE (8) and SPINE (9)). NODE.SPIT is then a variably dimensioned array of pointers. Its dimension will be given by a variable (GINO) outside the NODE structure and its value shall be assigned to a






FIGURE 3.13 FAULT TREE IN BINARY GATE FORM





.

NODE structure variable (NODE.GIN) as required by the PL/1 REFER option:

In a similar way, the set of numerical values identifying the free leaf and r-leaf inputs of the NODE will be assigned to NODE.TIL(LILO REFER(NODE.LIL)) and NODE.TIR(LILO REFER (NODE.LIR)) respectively.

In addition, the pointer value locating the NODE for gate 5 will be assigned to structure variable NODE.ROOT.

The following statements allocate the required space and assign the desired set of inputs and output connection for NODE 7:

> DECLARE 1 NODE BASED (NT), 2 NAME FIXED, 2 VALUE FIXED, 2 GIN FIXED BINARY, 2 LIL FIXED BINARY, 2 DIR FIXED BINARY, 2 SPIT (GINO REFER (NODE.GIN))POINTER,

III.3.5. Bit String Variables

In Chapter II, it was shown how prime modular gates may be represented by a set of Boolean state vectors each representing a cut-set member of the family of minimal cut-sets characterizing the module structure function.

Boolean vectors can be conveniently depicted in PL/1 by means of a string of BIT variables. A bit-string is simply a group of binary digits (0 or 1) enclosed in single quotes and followed by a B character (e.g., '01011'B). A number of built-in functions and operations are provided in PL/1 for the effective handling and manipulation of bitstrings, as required by PL-MOD to generate a Boolean vector representaion for higher order modular gates. Thus, consider for example the following set of controlled bit variables

123

DECLARE TOD BIT(LARG) CONTROLLED; DECLARE DOTT BIT (WEST) CONTROLLED; DECLARE KOF BIT (JUST) CONTROLLED; DECLARE KOD BIT (JUST) CONTROLLED; DECLARE TOG BIT (JUST) CONTROLLED;

After these variables have been allocated with dimensions WEST = 3, LARG = 6 and JUST = LARG + WEST = 9, the following operations and functions existing in PL/1 may be applied to them

Repeat function:

 $TOG = \neg KOF =$

KOD = REPEAT ('O'B, JUST) = KOD = '00000000'B
Substring pseudo-function
SUBSTR (KOD,LARG + 1,1) = '1'B = KOD '000000100'B
SUBSTR (KOF, NUB + 2,1) = '1'B = KOF = '000010000'B
Substring function:
DOTT = SUBSTR (KOD,LARG + 1, WEST) = DOTT = '100'B
INTERSECTION (&), Union (/) and complement (¬) operations:
TOG = KOF & KOD = TOG = '00000000'B
TOG = KOF & KOD = TOG = '000010100'B

TOG = '111101111'B

III.4. Definition and Organization of the Procedures Used in PL-MOD for the Modularization of Fault Trees

PL-MOD accomplishes the modularization of a fault tree by calling a number of procedures in the following order

CALL INITIAL; CALL TREE-IN; FLAG = 1; DO WHILE (FLAG - = 0); CALL COALESCE; CALL MODULA; END;

Internal procedures TRAVEL and TRAPEL are called by procedures COALESCE and MODULA, while internal procedure BOOLEAN is only called by MODULA.

The task performed by each of these procedures is defined below.

<u>INITIAL</u>: This procedure allocates the necessary storage space for each of the nodes in the fault tree (including NODE space for replicated module sub-trees).

TREE-IN: Attaches to each NODE its corresponding set of gate and component inputs, interconnects interdependent gates having common replicated inputs and assigns to each NODE its output gate defined to be its NODE.ROOT.

<u>COALESCE</u>: Collapses simple gateless NODES with their NODE.ROOT gates if they are of the same type.

MODULA: (a) Transforms simple gateless NODES having no

replicated inputs into modular super-components and attaches them as inputs to their NODE.ROOT gate.


(b) Transforms simple gateless NODES having replicated inputs into temporary NESTED modules, unless the gate is the top event for a complete set of replicated events (i.e., a parent gate) in which case by calling BOOLEAN it modularizes the full set of NESTED modules into a higher order module whose inputs are the set of replicated events and a new set of proper modules in place of the temporary NESTED module set.

(c) Modularizes symmetric K-out of-n gates explicitly included in the fault tree.


Procedures COALESCE and MODULA are sequentially called one after the other until the TOP tree event is reached, at which time the complete fault tree will have been modularized.


TRAVEL and TRAPEL: As mentioned before, interdependent gate NODES are interconnected to insure that only proper modules are generated (Figure 3.15). Each interdependent gate will in general have two interconnections leading to other interdependent gates (e.g., NAIL_{G4} and WHIP_{G4} due to replicated component r_1) for each replicated input it contains (these interconnections are given the names NODE.WHIP and NODE. NAIL).

Particular care must be taken that these interconnections be kept each time the fault tree structure undergoes a transformation enacted by the COALESCE and MODULA procedures. Thus, whenever COALESCE collapses a simple gate containing replicated inputs with its NODE.ROOT gate, its WHIP and NAIL




INTERDEPENDENT GATE INTERCONNECTIONS





Nested modules

 $g6 = \{r2, c3, c4; U\}$ $g7 = {r2, c2, c5; U}$




ï

.

G2 WHIP G3 r2NAIL

FIGURE 3.16

TRANSFER OF GATE INTERCONNECTIONS



nested modules

FIGURE 3.17

INTERNAL GATE INTERCONNECTIONS




FIGURE 3.18

BOOLEAN VECTOR REPRESENTATION

interconnections must be transferred to the NODE.ROOT gate. Similarly when a gate with replicated inputs is temporarily transformed into a nested module input attached to its NODE. ROOT gate, its WHIP and NAIL connections must also be transferred (Figure 3.16).

Procedures TRAVEL and TRAPEL help perform this task. TRAVEL insures that NODES attached by means of a NAIL interconnection to another NODE which is to be absorbed by its NODE.ROOT gate in a COALESCE or MODULA step, are interconnected by a NAIL interconnection to the NODE.ROOT gate. Similarly, TRAPEL provides for the transfer of WHIP interconnections of NODES attached to a NODE which is collapsed or modularized by a COALESCE or MODULA step.

Notice that a set of nested modules will be complete, and thus representable by a higher order module, when a gate has been reached such that all its NAIL and WHIP interconnections are internal to the gate (Figure 3.17).

BOOLEAN: Yields a minimal cut-set representation in Boolean vector form for higher order modules.

Each state component in the Boolean vector corresponds to either a replicated event in the domain of the set of nested modules or a proper module derived out of one of the nested modules (Figure 3.18).

III.5. The Pressure Tank Rupture Fault Tree Example

The operation of each of the procedures in PL-MOD will be discussed in detail in the following sections of this chapter. In order to clarify the discussion, at each step reference is made to a slightly modified version of the familiar pressure tank example due to Haasl [1]. The diagram of the system is given in Figure 3.19.

A hazard associated with the operation of the pressure tank system is the occurrence of a rupture of the pressure tank. Figure 3.20 is a fault tree showing the series of events leading to a pressure tank rupture.

The system is designed such that gas will start to be pumped into the pressure tank if the push-button switch Sl is actuated. This causes a flow of current in the control circuit of the system and thus activates relay coil K2. Relay contacts K2 will then close causing the pump motor to start. After about 20 seconds, the pressure switch contacts will open given an excess pressure has been detected by a 2-out of-3 pressure switch device. Contacts K2 will then open, shutting off the motor as soon as the K2 coils have been de-energized due to a lack of current in the control circuit. For additional safety, in case of a pressure switch malfunction, a timer relay is set to open the circuit after 60 seconds thus shutting off the pump motor.

In the fault tree shown, a common cause failure event among the control circuit devices has been assumed to be the main contribution to the secondary failure of each of the control circuit components, i.e., Kl, K2 and T. Table 3.1 is a list of all the basic fault event inputs and of their occurrence probability.




FIGURE 3.19 PRESSURE TANK EXAMPLE




FIGURE 3.20 PRESSURE TANK RUPTURE FAULT TREE

TABLE 3.1

PRESSURE TANK RUPTURE FAULT TREE FAILURE PROBABILITY DATA

Basic Event i		llure Rate Loading Cycle)
1	Pressure Tank Faulure	10-8
2	Secondary failure of Pressure Tank Due to Improper Selection	10-5
3	Secondary failure of Pressure Tank Due to out-of-tolerance conditions	10-5
4	K2 relay contacts fail to open	10-5
5	Sl switch secondary failure	10-5
6	Sl switch contacts fail to open	10-5
7	External reset actuation force remains on switch Sl	s 10-5
8	Kl relay contacts fail to open	10-5
9	Timer does not "time-off" due to improper setting	10-5
10	Timer relay contacts fail to open	10-5
11	Pressure switch not actuated by sensor l	10-5
12	Pressure switch not actuated by sensor 2	10-5
13	Pressure switch not actuated by sensor 3	10-5
Replicate	ed Event i Event Description Fai (Per I	llure Rate Loading Cycle)
(3000)1	Common Cause failure among relays K_1, K_2 and timer T	10-5

III.6. INITIAL and TREE-IN

INITIAL: The INITIAL procedure allocates the necessary storage for each of the NODES making up the fault tree. The value of GUM = total number of gates in the fault tree, is read in and arrays

SPINE(GUM) POINTER CONTROLLED;

AGIN(GUM) FIXED CONTROLLED;

ALIL(GUM) FIXED CONTROLLED;

ALIR(GUM) FIXED CONTROLLED;

BOST(GUM) POINTER CONTROLLED;

are allocated.

Array SPINE is used to store the pointer values (NT) locating each NODE based structure. This allows that each of the different NODE structures allocated be assigned the set of input data corresponding to the gate they represent.

Arrays AGIN, ALIL and ALIR are used to store the number of gate, free leaf and replicated leaf inputs each node contains. Thus for the pressure tank example (Figure 3.20).

> AGIN(1) = 1, ALIL(1) = 2, ALIR (1) = 0, AGIN(2) = 1, ALIL (2) = 1, ALIR(2) = 0, AGIN(3) = 1, ALIL(3) = 1, ALIL(3) = 1, etc.

Finally, array BOST(GUM) will store the pointers locating each of the proper modules to be created by PL-MOD (clearly the number of modules to be found in a fault tree will be less than the number of gates (GUM) in the tree! A DO loop group follows

which allocates the space needed by each node given the number of gate, leaf and r-leaf inputs it contains. In addition each array variable is initialized to be zero or NULL depending on whether the variable is a number (FIXED) or a pointer and the pointer NT_i associated with the NODE representing gate I (I = 1,2,...GUM), is assigned to SPINE (I) for later reference.

The value of NOR = the number of dependent components is read in and arrays

SPRING (NOR) POINTER CONTROLLED;

F (NOR) FIXED CONTROLLED;

are allocated. SPRING(K)

(K = 1, 2, ..., NOR) will later be used in TREE-IN to attach the NODE.WHIP and NODE.NAIL interconnections among interdependent gates having common replicated component K as input. The numerical variable F(K) is initialized to be zero and is later increased by one in TREE-IN, each time replicated component K is read in as an input to some gate in the fault tree.

TREE-IN: Once each NODE has been allocated by INITIAL,

TREE-IN proceeds to assign initial values to each NODE varible as inferred from the node input data NODE IN which is read in. In addition, TREE-IN finds the initial set of "gateless" nodes which are to be processed by the set of procedures COALESCE and MODULA.

The full NODE structure is composed of the following variables

NODE DAGED (NO)

٦.

-	NODE BASED (NI),
2	TIPO FIXED
2	NAME FIXED,
2	VALUE FIXED,
2	GINT FIXED,
2	LILT FIXED,
2	LIRT FIXED,
2	LIMD FIXED,
2	LIMT FIXED,
2	NEST FIXED,
2	WHIZ FIXED,
2	ROOT POINTER,
2	LIP POINTER,
2	LID POINTER,
2	GIN FIXED BINARY,
2	LIL FIXED BINARY,
2	DIR FIXED BINARY,
2	NAIL(LIRO REFER (NODE.DIR)) POINTER
2	WHIP (LIRO REFER (NODE.DIR)) POINTER
2	TIR (LIRO REFER (NODE.DIR)) FIXED,

2 SPIT (GINO REFER (NODE.GIN)) POINTER

2 TIL (LILO REFER (NODE.LIL)) FIXED:

In Section III.3.4., variables NAME, VALUE, ROOT, GIN, LIL, DIR,TIR,SPIT and TIL have already been defined. As explained in section III.4., variables NAIL and WHIP are the arrays of pointers used for interconnecting NODES having common replicated events.

The methodology employed by PL-MOD to modularize a complete fault tree consists of piecewise collapsing and modularizing portions of the tree. As a consequence, at the intermediate stages of the modularization procedure some nodes are taken away from the tree while others undergo changes in the type and number of inputs they have. For this purpose, a number of variables need to be added to the NODE structure. Thus <u>NODE.LIP</u> is a pointer variable used to add on to the node a set of free leaf and r-leaf inputs which have been collapsed into the node. These additions to the NODE are done by means of based structure variables STIP.

<u>NODE.LID</u> is a pointer variable used to add on to the node free and nested module structures. . These additions are done through based structure variables STID.

NODE.GINT equals the total number of gate inputs to the node. Initially NODE.GINT = NODE.GIN, however, as each of the gate inputs is either collapsed or modularized to the node, NODE.GINT is reduced by one until it eventually equals zero (i.e., the node has become gateless).

<u>NODE.LILT</u> equals the total number of free leaf inputs to the node (initially NODE.LILT = NODE.LIL).

NODE.LIRT equals the total number of replicated inputs to the node (initially NODE.LIRT = NODE.LIR).

NODE.LIMD measures the number of nested modules directly attached as modular inputs to the node.

<u>NODE.NEST</u> measures the total number of nested modules in the domain of the node gate, these nested modules are therefore directly or indirectly connected to the node.

NODE.LIMT measures the total number of free modules attached as inputs to the node.

<u>NODE.WHIZ</u> is an index used by TREE-IN to keep track of the WHIP interconnections that are being attached to the node as the NODE IN data for each of the gates in the tree is read in.

<u>NODE.TIPO</u> equals 1 for every node in the tree. Its purpose is to distinguish NODE structures from other structures which are involved in the TRAVEL and TRAPEL procedures (thus STIP.TIPO - 2, STID.TIPE = 3, MOD.TIPO = 4, AP,TIPO = 0).

The set of statements making up TREE-IN are

			/* TRFE_IN */
168	1.	0	TREE_IN: PROC:
169	2	0	ALLOCATE ELM (GUM) :
170	2	0	J=1;
171	2	0	DO I=1 TO GUN;
172	2	1	GINO=AGIN(I);
173	2	1	LIRO=ALIR(I);
17.4	2	1	LILO=ALIL(I);
175	2	1	ALLOCATE NODEIN:
176	2	1	GET LIST (NODELN) ;

			-
177	2	1	PUT EDIT ('NODE=', NODEIN. NAME) (SKIP(2), A(5), F(5))
			('VALUE=', NODEIN. VALUE) (X(2), A(6), F(5))
	-		('GATE INPUTS=') (X (2), A (12)):
178	2	1	PUT LIST(NODEIN.PIT);
179	. 2	1	PUT EDIT('PRFE LEAF INPUTS=') (X(2), A(17));
180	2	1	PUT LIST (NODEIN.QTIL);
18.1	2	1	DIE BATE (NOBLETSTIL),
			PUT EDIT ('DEP LEAF INPUTS=') $(X(2), A(16))$;
182	2	1	PUT LIST (NODEIH.QTIR);
183	2	1	NT=SPINE (NODEIN.NAME);
184	2	1	HODE.NAME=NODEIN.NAME;
185	2	1	NODE. VALUE=NODEIN.VALUE;
186	2	1	
187	2		NODE.TIL=NOCEIN.QTIL:
		1	NODE.LILT=NODEIN.LILI;
188	2	1	NODE.TIP=NUDEIN.OTIP;
189	2	1	NODE.LIRT=NODEIN.LIRI;
190	2	1	IF (NODE. LIRT=0) THEN GO TO LOCA;
19.1	2	1	DO LA=1 TO LIRO;
	2		
192		2	MA=NODE. TIP (LA) :
193	2	2	DA=-CEIL (-MA/10000);
- 194	2	2	JA=-CEIL (-MA/1000);
195	2	2	JAK=JA-10+DA;
196	2	2	NA = MA - (1000) * JA;
197	2	2	
	4		P(NA) = P(NA) + 1;
198	2	2	IF (F(NA) $\neg = 1$) THEN GO TO LOCE:
199	2	2	<pre>PLSE NODE.NAIL(LA)=NT;</pre>
200	2	2	SPRING(NA) = NT;
201	2	2	GO TO LOCO:
202	2	2	LOCE: NODE. NAIL (LA) = SPRING (NA) :
203	2	2	
	.4	4	ARI=NT;
204	2	2	IF (F (NA) -= DA) THEN GO TO AMP;
205	2	2	IP (JAK-779) THPN GO TO LUXE:
206	2	2	DO IX=1 TO RMOP:
207	2	3	IF (TRIM(IX) = MA) THEN GO TO LUCT:
208	2	3	and:
209	2	2	• • • • • • • • • • • • • • • • • • •
	4	4	LUCR: ALLOCATE AP;
210	2	2	PRIN(IX) = APT;
211	2	2	AP.SPIT=PRIM(IX);
212	2	2	PRIM (IX) ->NODE_ROOT=APT:
213	2	2	GO TO LUCI:
214	- 2	2	LUXE: ALLOCATE AP:
215	2	2	
			AP.SPIT=NULL;
216	2	2	LUCI: ZA=NODE.WHIZ+1:
217	2	2	NODE.WHIP(7A) =APT;
218	2	2	NODE. WHIZ=ZA:
219	2	2	IF (JAK=1 JAK=2) THEN AP. PEP=-DA:
220	2	2	ELSE AP. REP=DA:
221	ž	2	
			AP. TIPO=C;
22.2	2	2	AP.VALUE=0:
223	2	2	AP. NAP=MA;

:

PL/I OPTIMIZING COMPILER /* MODULE PROGRAM */ STAT LEV NT PUT EDIT('DEP CONP=', AP.NAP, 'APPEARANCES=', AP.REP) 2 2 (SKIP (2), X (2), A (9), F (5), X (2), A (12), F (5)); AMP: NT=SPRING(NA); ZA=NODE. WHIZ+1; NODE. WIIP(ZA) = ARI; NODE. WHIZ=ZA; SPRING (NA) =ARI; NT=ARI; LOCO: END; LOCA: NODE.GINT=NODEIN.GID; IF (NODE.GINT=0) THEN GO TO BOTTON; DO L=1 TO GINO; NODE.SPIT(L) = SPINE (NODEIN.PIT(L)): 237 AT=NODE. SPIT(L) : AT->NODE.ROOT=NT: END; GO TO BOTE; BOTTON: ELM (J) =NT; J=J+1; BOTE: FREE NODELN; end: BUM=J-1; ALLOCATE OLN (BUN) ; DO K=1 TO BUN; OLH(K) = ELH(K); END: FREE ELM: FREE AGIN: FREE ALIL: FREE ALTR; FREE SPINE; 2. FRFE SPRING; RETURN;

In anticipation of the set of initial gateless nodes to be found by TREE-IN, controlled pointer array variable ELM(GUM) is allocated (clearly the number of initial gateless nodes in the tree BUM is less than GUM) to store the locations of each gateless node.

END TREE IN:

2 0

The set of values associated with each node are read in by means of the controlled structure variable NODEIN.

141 、

2 NAME FIXED,

2 VALUE FIXED,

2 GID FIXED,

2 PIT (GINO)FIXED

- 2 LILI FIXED,
- 2 QTIL (LILO) FIXED,
- 2 LIRI FIXED,
- · 2 QTIR (LIRO) FIXED;

Thus, for our pressure tank example, the first NODEIN values read from the input are

1 NODEIN, 2 NAME = $\underline{1}$, 2 VALUE = $\underline{2}$, 2 GID = $\underline{1}$ (GID = NODE.GIN) 2 PIT(1) = $\underline{2}$ 2 LILI = $\underline{2}$ (LILI = NODE.LIL 2 QTIL(1) = $\underline{1}$, QTIL(2) = $\underline{2}$, 2 LIRI = $\underline{1}$ (LIRI = NODE.LIR) 2 QTIR(LIRO) = 0;

and they are passed on to the node whose pointer NT satisfies NT = SPINE (NODEIN NAME). Thus a correspondence exists between $NT_1 = SPINE(1)$ and NODEIN.NAME = 1 $NT_2 = SPINE(2)$ and NODEIN.NAME = 2 etc.

Those nodes having replicated events (i.e., NODE.LIRT \neq 0) are processed by an internal loop (DO LA = 1 to LIRO;) which sets up the interconnections among interdependent nodes.

Replicated components are identified by means of a five digit number (Table 3.2). The three lower digits are reserved for numbering (this convention allows for a total of 999 replicated events. The next digit will be zero unless the event represents a replicated module (in which case it equals nine) or if the replicated component is operated by a NOT gate somewhere in the tree (ON and OFF states are then distinguished by a 1 or 2 value for the fourth digit.*

Finally, the last digit denotes the total number of times the replicated component appears in the tree.

		NOMENCLATURE
SIMPLE REPLICATED COMPONENT		AOBCD
REPLICATED MODULE		A9BCD
DUAL REPLICATED COMPONENT	ON	AIBCD
	OFF	A2BCD

(A = Total number of appearances)

Table 3.2 Replicated Event Nomenclature

* Replicated modules and dual state replicated components are discussed in Sections III.11 and III.12.

.143

Each time a replicated component is found in a new NODE_a it is connected to the previous $NODE_b$, containing the same replicated component by a NAIL pointer (i.e., $NODE_a - NAIL=NT_b$), while the previous $NODE_b$ is connected to the new $NODE_a$ with a WHIP pointer (i.e., $NODE_b$.WHIP = NT_a). At the same time, variable F(K) is increased by one each time replicated component K is found in a NODE (K = 1,2,...,NOR). When F(K) equals the total number of appearances for r - leaf K, a structure variable AP is allocated

AP BASED (APT),
 TIPO FIXED,
 NAP FIXED,
 VALUE FIXED,
 REP FIXED,
 SPIT POINTER

and is interconnected by means of a WHIP pointer to the last node including replicated event K.

The variables making up the AP structure have the following definitions: AP.TIPO = 0 and AP.VALUE = 0 for every AP strustructure, AP.NAP = replicated input name, AP.REP = number of appearances in the fault tree for the replicated input, AP.SPIT = NULL for all AP structures except those associated with a replicated module input (See Section III.11).

For the pressure tank example the following NAIL and WHIP interconnections exist (Figure 3.20).

```
145
1 NODE BASED (NT = SPINE(3)),
2 \text{ TIPO} = 1,
2 \text{ NAME} = 3,
2 \text{ VALUE} = 2,
2 DIR = 1,
2 \text{ NAIL}(1) = \text{SPINE}(3),
2 \text{ WHIP}(1) = \text{SPINE}(7),
l NODE BASED (NT = SPINE(7))
2 \text{ TIPO} = 1
2 \text{ NAME} = 7,
2 VALUE = 2,
2 DIR = 1,
2 \text{ NAIL}(1) = \text{SPINE}(3)
2 \text{ WHIP}(1) = \text{SPINE}(8)
1 NODE BASED (NT = SPINE(8)),
2 \text{ TIPO} = 1,
2 \text{ NAME} = 8
2 \text{ VALUE} = 2,
2 DIR = 1,
2 \text{ NAIL}(1) = \text{SPINE}(7),
2 WHIP(1) = APT_1,
 :
```

1 AP BASED (APT₁)
2 TIPO = 0
2 NAP = 30001,
2 VALUE = 0
2 REP = 3,
2 SPIT = NULL;

Notice that the node with the first r-leaf appearance is "selfnailed" and that the node with the last r-leaf appearance has a whip interconnection to the AP structure corresponding to the particular replicated leaf. This last interconnection is needed later by BOOLEAN in order to set up a Boolean vector representation which includes the required r-leaf inputs.

Following the loop for the node interconnections, TREE-IN proceeds to attach gate inputs and root connections to each node with the statements

> IF (NODE.GINT = 0) THEN GO TO BOTTOM; DO L = 1 TO GINO; NODE.SPIT(L) = SPINE(NODEIN.PIT(L)0; AT = NODE.SPIT(L); AT-NODE.ROOT = NT; END; (AT is a pointer variable)

Thus, for the pressure tank example, the following connections would be established:

1 NODE BASED (NT = SPINE (1)), 2 TIPO = 1,2 NAME = 1,2 ROOT = NULL,2 GIN = 1,2 SPIT(1) = SPINE(2),1 NODE BASED (NT = SPINE (2)), 2 TIPO = 1,2 NAME = 2,2 ROOT = SPINE (1),2 GIN = 1,2 SPIT(1) = SPINE(3),1 NODE BASED (NT = SPINE (3)), 2 TIPO = 1,2 NAME = 3,2 ROOT = SPINE(2),2 GIN = 1,2 SPIT(1) = SPINE(4),1 NODE BASED (NT = SPINE (4)), 2 TIPO = 1,2 NAME = 4

2 VALUE = 1, 2 ROOT = SPINE(3) 2 GIN = 2, 2 SPIT(1) = SPINE(5), SPIT(2) = SPINE(9),

```
etc.
```

At the same time the pointers locating all gateless nodes (i.e., NODE.GINT = 0) are singled out for storage in array ELM

BOTTOM: ELM(J) = NT;

$$J = J + 1;$$

BOTE: FREE NODEIN;

END;

And at the end of TREE-IN's main external loop (DO I = 1 TO GUM), all these pointers are transferred to pointer array OLM(BUM).

For the pressure tank example 3 gateless nodes are initially found, i.e.,

BUM = 3; OLM(1) = SPINE(6); OLM(2) = SPINE(8); OLM(3) = SPINE(9);

Finally those controlled variables no longer needed for the rest of the program are released

FREE	ELM;
FREE	AGIN;
FREE	ALIL;
FREE	ALIR;
FREE	SPINE;
FREE	SPRING:

This storage saving capability of PL/l is used throughout the procedures of PL-MOD.

III.7 COALESCE

Inspection of the pressure tank fault tree example indicates that gates (G6, G7, G8) can be collapsed together with gate G5.

The <u>COALESCE</u> procedure, given by the following statements, will be shown to perform this task by successively allocating STIP structures and connecting them to the node corresponding to gate G5.

				•			
	_		/* CONLESCE */				
330	1	0	COALESCE: PROC;				
331	2	0	BID=BUN;				
332	2	0	ALLOCATE OLD (BUD);				
333	2	0	DO K=1 TO BUD;				
334	2	1	OLD(K) = OLM(K);				
335	2	1	END;				
336	2	0	PREE OLN;				
337	2	0	d=1;				-
338	2	0	ALLOCATE GOLM (GUM) ;				
339	2	0	LOOP_1: JO=1;				
340	2	0	ALLOCATE ELD (BUD) ;				
341	2	0	LOOP_2: DO I=1 TO BUD;				
342	2	1	CAT=OLD(I):				
343	: 2	1	DOG=CAT->NODE.ROOT;		<i>a</i>		
344	2	1	IF (DOG=NULL) THEN GO TO SKIP;				
345	2	1	IF (DOG->NO DE.VALUE-=CAT->HODE.VALUE)	THEN	GO	TO	SKIP;
346	2	1	SEARCH=DOG->NODE.LIP;				•
347	2	1	IF (SEARCH=NULL) THEN AJAX=1;				
348	2	1	ELSE AJAX=0;				
349	2	1	DO WHILP (SEARCU-=NULL);				
350	2	2	SEAL=SEARCH:				
351	2	2 2	SEARCH=SEARCH->STIP. LIP;				
35 2	2	2	END:				
353	2	1	NT=CAT;				
354	2	1	LENO=NUDF_LILT:				
355	2	1	RENO=NODE. LIRT:	•			
356	2	1	DILO=NODE.LIL:				
357	2	1	DIRO=NODE.DIR;				
358	2	1	MENO=NODE.LIMT;				
359	2	1	MEDO=NODF.LTMD:				
360	2	1	MEZO=NODE. NEST:				
361	2	1	ALLOCATE STIP:				
36 2	2	1	STIP.TIPO=2:				
363	2	1	QUEEN=ST;		•	•	
364	2	1	IF (AJAX=1) THEN DOG->NODE.LIP=ST;				
365	Z	1	ELSE SFAL->STIP.LIP=ST;				
366	2	1	STIP.TIL=NODE.TTL;				

PL/I OPTIMIZING COMPILER

STAT LEV NT

さんないたかに、いういうからいない

STIP.TIR=NODE.TIR; IF (NODE.TIR(1)=0) THEN GO TO STACK; DO NAL=1 TO DIRO; LAD=CAT->NODE. WHIP (NAL) ; IF (LAD=CAT) THEN GO TO HAWK; CALL TRAVEL (LAD, QUEEN, CAT) : HAWK: LAD=CAT->NODE.NAIL (NAL); IF (LAD=CAT) THEN GO TO SNACK: CALL TRAPEL (LAD, QUEEN, CAT); SNACK: END; ST=QUEEN; NT=CAT; STACK: DO K=1 TO DIRO: IP (NODE. WHIP (K) =CAT) THEN STIP. WHIP (K) = ST; ELSE STIP.WHIP(K) = NODE.WHIP(K); IF (NODE. NAIL (K) = CAT) THEN STIP. NAIL (K) = ST; ELSE STIP. NAIL(K) = NODE. NAIL(K); END: SFARCH=DOG->NODE.LID; IF (SEARCH=NULL) THEN AJAX=1; ELSE AJAX=0: DO WHILE (SEARCH-=NULL) ; SEAL=SEARCH: SEARCH=SEARCH->STID. LID: END; IF AJAX=1 THEN DOG->NODE.LID=CAT->NODE.LID; ELSE SFAL->STID.LID=CAT->NODE.LID; STIP.LIP=CAT->NODE.LIP; A=DOG->NODE.GIN; S=CAT: NT=CAT; FREE NODE; NT=DOG; DO J=1 TO A; IF (NODE.SPIT (J) = B) THEN GO TO REDD: END; REDD: NODE.SPIT (J) =NULL; NODE.LILT=NODE.LILT+LENO; NODE. LIRT=NODE. LIRT+RFNO; NODE.LIMT=NODE.LIMT+SENO: NODE. LIND=NODE.LINC+NEDO; NODE.NEST=NODE.NEST+MEZO; NODE.GINT=NODE.GINT-1; IF (NODE. GINT == 0) THEN GO TO LEAP: ELD(JO) = DOG;J0=J0+1: GO TO LEAP: 2 SKIP:GOLM (M) =CAT: M=M+1;

/*

RODULE

PROGRAH . . . */

PL/I OPTIMIZING COMFILER

PROGRAM

STAT LEV NT

2	1	LEAP: RND:
2	0.	FREE OLD:
		BID=JO-1:
	-	
		IF (BUC=C) THEN GO TO ALE:
	0	ALLOCATE OLD (BUD) ;
2	0	DO K=1 TO BUD:
2	1	OLD(K) = ELD(K);
2	1	END:
2		
6		FREE ELD;
	0	GO TO LOOP_1;
2	0	ALE: BUG=M-1:
2	0	ALLOCATE GOLD (BUG) ;
2	0	DO M=1 TO BUG:
		GOLD(N) = GOLM(N);
2	1	END:
2	0	FREE GOLM;
		RETURN;
	-	
4	U	END COALESCE;
	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 0 2 0 2 0 2 0 2 0 2 1 2 0 2 1 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 0 2 2 0 0 2 0 0 0 2 0 0 0 2 0 0 0 2 0 0 0 0

The array of initial gateless node pointers OLM(K) (K = 1,2,...,BUD) is freed after its values have been passed on to array OLD. And in anticipation of the set of NODES to be modularized array GOLM is allocated.

For the pressure tank example it may be seen that once G8 has been collapsed with G7, G7 can immediately be collapsed with G5. Two nested loops (LOOP-1 and LOOP-2) are needed by COALESCE to be able to deal with this type of situations. Thus, in LOOP-2 every time a coalescing of a NODE pointed at by OLD(I) (for some I) unfold, a new gateless node, array ELD(JO) (JO =1,2,...BUD) will store the pointer location for the new gateless node pointers OLD(I) (I = 1,2,...,new BUD value). And this new set is in turn processed by LOOP-2, and so on until no gate can be found which may be coalesced (i.e., until BUD = 0). At this point a set of NODES located by GOLD has to be modularized by MODULA before any further collapsing of gates is possible.

For the pressure tank example, initially array OLD con-

OLD(1) = SPINE(6); OLD(2) = SPINE(8); OLD(3) = SPINE(9);

The first set of iterations for LOOP-2 will find which nodes are to be coalesced and which must be collapsed. Thus for

I = 1:	CAT = SPINE(6), DOG = SPINE(5)
=>	$CAT \rightarrow NODE.VALUE = DOG \rightarrow NODE.VALUE = 2$

I = 2: CAT = SPINE(8), DOG = SPINE(7)

=> CAT → NODE.VALUE = DOG +NODE.VALUE = 2

I = 3:	CAT =	SPINE(9), DOG = SPINE(4)
=>	CAT +	NODE.VALUE = $203 \neq DOG \rightarrow NODE.VALUE$

Therefore SPINE(9) + NODE must be modularized, while SPINE(6) +NODE and SPINE(8) +NODE should be freed and their inputs transferred to SPINE(5) + NODE and SPINE(7) + NODE respectively, by means of two STIP structures. STIP structures have the following composition 1 STIP BASED(ST)

2 TIPO FIXED,

2 LIP POINTER,

2 DIL FIXED BINARY,

2 DIR FIXED BINARY,

2 NAIL(DIRO REFER(STIP.DIR)) POINTER,

2 WHIP(DIRO REFER(STIP.DIR)) POINTER,

2 TIR(DIRO REFER(STIP.DIR)FIXED,

2 TIL(DILO REFER(STIP.DIL)) FIXED;

Variables DIL and TIL are needed for the storage of free leaf inputs, while DIR, TIR, NAIL and WHIP handle the information associated with r-leaf inputs including their interconnections with other structures in the tree.

Procedures TRAVEL and TRAPEL are called by COALESCE in order to reassign to the new STIP structure the NAIL and WHIP interconnections other structures originally had with the node which is replaced by the STIP structure.

For the pressure tank example the first two STIP structures created are

1 STIP BASED(ST₁)
2 TIPO = 2,
2 LIP = NULL,
2 DIL = 3,
2 DIR = 1,
2 NAIL(1) = NULL,
2 WHIP(1) = NULL,

2 TIR(1) = 0 2 TIL(1) = 5, TIL(2) = 6, TIL(3) = 7; 1 STIP BASED(ST₂) 2 TIPO = 2, 2 LIP = NULL 2 DIL = 2, 2 DIL = 2, 2 DIR = 1, 2 NAIL(1) = SPINE(7) 2 WHIP(1) = APT₁ 2 TIR(1) = 30001, 2 TIL(1) = 9, TILL(2) = 10;

At the same time TRAPEL transfers the WHIP interconnection of $SPINE(7) \rightarrow NODE$

1 NODE BASED (NT = SPINE(7)), 2 TIPO = 1, 2 NAME = 7, 2 VALUE = 2, ... 2 DIR = 1, 2 NAIL(1) = SPINE(3) 2 WHIP(1) = ST₂,

The two structures $ST \rightarrow STIP$ and $ST_2 \rightarrow STIP$, are attached to SPINE(5) \rightarrow NODE and SPINE(7) \rightarrow NODE respectively by the statements SEARCH = DOG NODE.LIP; IF(SEARCH = NULL, THEN AJAX = 1); ... IF (AJAX = 1) THEN DOG + NODE.LIP = ST;

(Recall NODE.LIP was initialized to be NULL in INITTAL. Similarly NODE.LID, STIP.LIP and STID.LID are also initialized to be NULL).

Hence SPINE(5) + NODE.LIP = ST_1 and SPINE(7) + NODE.LIP = ST_2 .

The STIP.LIP pointer is necessary since more than one node may coalesce with the same NODE.ROOT. In fact, after a second iteration through LOOP-1 gates (G5, G6, G7, G8) will be collapsed together for the pressure tank rupture fault tree. The set of gates will then be represented by

> 1 NODE BASED (NT = SPINE(5)), 2 TIPO = 1, 2 NAME = 5, 2 VALUE = 2, 2 GINT = 0, 2 LILT = 6, 2 LIRT = 2, 2 LIMD = 0, 2 LIMT = 0, 2 NEST = 0, 2 NEST = 0, 2 ROOT = SPINE(4), 2 LIP = ST₁

2 LID = NULL,2 GIN = 2,2 LIL = 1,2 DIR = 1,2 NAIL(1) = NULL,2 WHIP(1) = NULL,2 TIR(1) = 0, 2 SPIT(1) = NULL, SPIT(2) = NULL,2 TIL(1) = 0;1 STIP BASED(ST₁) 2 TIPO = 2, $2 \text{ LIP} = \text{ST}_{3}$ 2 DIL = 3, 2 DIR = 1,2 NAIL(1) = NULL,2 WHIP(1) = NULL,2 TIR(1) = 0, 2 TIL(1) = 5, TIL(2) = 6, TIL(3) = 7; 1 STIP BASED (ST₃) 2 TIPO = 2, $2 \text{ LIP} = \text{ST}_2$ 2 DIL = 1,2 DIR = 1,2 NAIL(1) = SPINE(3),2 WHIP(1) = ST_2 ,

2 TIR(1) = 30001, 2 TIL(1) = 8;

1 STIP BASED (ST₂)
2 TIPO = 2,
2 LIP = NULL,
2 DIL = 2,
2 DIR = 1,
2 NAIL(1) = ST₂
2 WHIP(1) = APT₁,
2 TIR(1) = 30001,
2 TIL(1) = 9, TIL(2) = 10;

At this point gates G5 and G9 are ready to be processed by MODULA and no more gateless nodes can be found which may be coalesced, i.e.,

> BUD = 0; BUG = 2; GOLD(1) = SPINE(5); GOLD(2) = SPINE(9);

III.8. MODULA

The objective of procedure MODULA, is to modularize all those gateless nodes which cannot be further coalesced with their root-node.

Recall that a gateless node will have WHIP and NAIL interconnections with other parts of the tree if the set of replicated events within its domain is not complete. To allow for this possibility, MODULA temporarily allocates a MOD structure to represent a modularized node. A MOD structure, say MOD_a, will then be transformed into a proper module (represented by a PROP structure) only if it shows no interconnections with other nodes in the tree. Otherwise procedures COALESCE and MODULA will need to further transform the tree

> DO WHILE (FLAG = 0), CALL COALESCE; CALL MODULA; END;

until a MOD structure is found connected to a set of MOD structures (nested modules) including MOD_a and containing in its domain a complete set of replicated inputs.

This set of nested modules will then be given a higher order modular representation by procedure BOOLEAN. In general a tree will contain several complete sets of nested modules, and each time such a set is found BOOLEAN will be called by MODULA.

Structures MOD and PROP have the following composition

MOD BASED(MT)
 TIPO FIXED,
 NAME FIXED,
 VALUE FIXED,
 NEST FIXED,

2 LIM FIXED BINARY, 2 RIM FIXED BINARY, 2 RIMO FIXED BINARY, 2 MIM FIXED BINARY, 2 MID FIXED BINARY, 2 MID FIXED BINARY, 2 NAIL (LIRO REFER(RIMO)) POINTER 2 WHIP (LIRO REFER(RIMO)) POINTER, 2 TIR (LIRE REFER(RIM)) POINTER, 2 TID (LIDE REFER(MID)) POINTER, 2 PIM (LIME REFER(MOD.MIM)) POINTER, 2 TIM (LIME REFER(MOD.LIM)) FIXED;

1 PROP BASED (PT),

2 TIPO FIXED,

2 ROOT POINTER,

2 REZ FIXED BINARY,

2 NAME FIXED,

2 VALUE FIXED,

2 LIM FIXED BINARY,

2 MIM FIXED BINARY,

2 HOST POINTER,

2 REL (DEL REFER (PROP.REZ)) FLOAT,

2 TIL (LILE REFER (PROP.LIM)) FIXED,

2 PIM (LIME REFER(PROP.MIM)) POINTER;

Before proceeding on to define each of the variables contained in structures PROP and MOD, it is necessary to explain how STID structures are used to represent MOD and PROP structures while their root node has not been modularized.

Structure STID has the following composition

STID BASED (SD),
 TIPO FIXED,
 LID POINTER,
 STIM FIXED,
 LTIM POINTER,
 DIR FIXED BINARY,
 NAIL (DIRO REFER (STID.DIR)) POINTER,
 WHIP (DIRO REFER(STID.DIR)) POINTER;

(STID.TIPO = 3 for all STIDs)

For every newly created PROP or MOD structure a STID structure is allocated and attached in its place as an input to the root node which corresponds to the MOD or PROP structure. Variables LTIM and STIM identify the structure represented by STID i.e.,

> STID.LTIM = MT for MOD structures PT for PROP structures

STID.STIM = {MT MOD.NAME PT PROP.NAME

If STID represents a nested module (i.e., a MOD structure) then necessarily a set of WHIP and NAIL interconnections exists between the nested module and other gates in the tree, these interconnections are therefore passed on from MOD to its STID representation, i.e.,

Finally, STID.LID is necessary in case more than one MOD or PROP structures are attached as inputs to a node. In general a set of LID connections will exist of the form

1 NODE BASED (NT)
2 TIPO = 1,
2 LIP,
2 LID =
$$SD_1$$
,
1 STID BASED (SD_1)
2 TIPO = 3,
2 LID = SD_2
1 STID BASED (SD_n),
2 TIPO = 3,
2 LID = NULL,
1 STID = NULL,

162

,

A description of the variables contained in structure MOD follows:

<u>MOD.TIPO = 4</u> for every MOD structure. It is needed to distinguish MOD from the other type of structures (STIP, STID, NODE, AP) handles together by TRAVEL and TRAPEL.

<u>MOD.NAME</u> is a number identifying the gate associated with the MOD structure (MOD.NAME = NODE.NAME).

<u>MOD.VALUE</u> identifies the type of gate operator associated with the MOD structure (MOD.VALUE = NODE.VALUE).

<u>MOD.NEST</u> measures the total number of nested modules (MOD structures) within the domain of the gate associate with the MOD structure (MOD.NEST = NODE.NEST).

MOD.LIM dimensions the array of free leaf inputs attached to MOD.

MOD.RIM dimensions the array of replicated leaf inputs attached to MOD.

<u>MOD.RIMO</u> dimensions the array of WHIP and NAIL interconnections attached to MOD (notice MOD.RIM \neq MOD.RIMO).

<u>MOD.MIM</u> dimensions the array of independent module (PROP structures) inputs attached to MOD.

<u>MOD.MID</u> dimensions the array of nested modules (MOD structures) inputs directly attached to MOD (Notice MOD.MID \neq MOD.NEST). <u>MOD.NAIL</u> and <u>MOD.WHIP</u> are the arrays of pointers interconnecting MOD with other parts of the tree which have replicated inputs in common to the full domain of MOD.

MOD.TIR is the array of replicated leaf inputs attached to MOD.

Thus MOD.PID(I) will be the pointer for the Ith nested module input to MOD (MOD.PID(1) = MT_I) and MOD.TID will be the name of the Ith nested module input (MOD.TID(I) = MT_1 MOD.NAME) Arrays MOD.PIM and MOD.TIM identify the free module inputs attached to MOD. Thus MOD.PIM(J) is the pointer for the Jth free module input to MOD(MOD.PIM(J) = PT_J) and MOD.TIM is the name of Jth free module input (MOD.TIM(J) = PT_J PROP. NAME). MOD.TIL is the array of free leaf inputs attached to MOD.

The procedure modula starts out by determining the storage space needed to allocate a MOD structure for gateless node M (M=1,2,...,BUG) and assigns the values to variables MOD.VALUE, MOD.NAME, MOD.NEST and MOD.TIPO with the following statements:

			/* MODULA */
434	1	0	MODULA: PROC;
435	2	0	ALLOCATE NODUL;
436	2	0	IT=IT+1:
437	2	0	BUR(IT) = BUT;
438	2	Ó	ALLOCATE FELD (BUG) ;
439	2	0	MO=1:
440	2	0	DU M=1 TO BUG:
441		1	CAT=GOLD (N) :
442	2 2 2	1	NT=CAT:
443	2	1	LILE=NODE.LILT:
444	2 2	1	LIRE=NODE.LIRT:
445	2	1	LINE=NODE.LINT;
44 <u>6</u>	2	1	LIRO=NODE.LIRT;
447	2	1	LIDE=NODE.LIND;
448	2	1	STARCH=NODE.LID;
449	2 2 2 2 2 2 2	1	DO WHILF (SEARCH-NILL);
450	2	2	SEAL=SEARCII;
451	2	2 2 2	DIRT=SEAL->STID.DIR;
45 Z	2	2	IF (DIRT=1 & SEAL->STID.NAIL(1)=NULL) THEN DIRT=0;
453	2	2	LIRO=LIRO+DIRT:
454	2 2 2 2 2 2 2 2 2	2 2	SEARCH=SEAL->STID.LID;
455	2		En D:
456	2	1	IF(LILE=0) THEN LILE=1;
457	2	1	IF LIME=O THEN LIME=1;
458	2	1	IF LIDE=0 THEN LIDE=1;
459	2 2	1	IP LIPE=0 THEN LIRE=1:
460		1	IF LIRO=0 THEN ORO=1;
461	2	1	ELSE ORC=0;
462	2 2	1	IF ORO=1 THEN LIRO=1;
463	2	1	ALLOCATE HOD;

464	2	1	OUEEN=AT:
465	2	1	HOD.TIL=0;
466	2	1	MOD.TIR=0;
467	2	1	MOD. NAIL=NULL;
468	2	1	MOD. WHIP=NULL:
469	2	1	HOD. PIM=NULL:
470	2	1	NOD.TIN=0;
471	2	.1	MOD_PID=NULL:
472	2	1	HOD.TID=0;
473	2	1	HODUL. DULL (N) =NT;
474	2	1	MOD. VALUE=NODE. VALUE:
475	2	1	MOD. NAME=NODE.NAME:
476	2	1	NOD. NEST=NODE. NEST:
477	2	1	10 D. TIPO=4 ;

Notice that structure MOD has a number of interconnections (WHIP (I) and NAIL(I), I = 1,2,...,LIRO) which is in general different from the number of replicated inputs (TIR(I) I = 1,2, ...,LIRE) it contains, i.e., LIRO \neq LIRE. This reflects the fact that structure MOD absorbs only those inputs contained in the structure NODE and all its connected STIP structures. At the same time, however, MOD receives all interconnections attached to the NODE structure as well as its STIP and STID connected structures. This feature particular to MOD structures makes it possible to identify higher order modules contained in the tree. Indeed, a MOD structure will correspond to a higher order module only if all its interconnections are self-contained, i.e.,

MOD.NAIL(I) = MT

and

$$MOD.WHIP(I) = \begin{cases} MT \\ APT_J \end{cases}$$

for all I (I= 1,2,...,LIRO; J = 1,2,...,NUM; with NUM = total number of replicated components in the domain of the higher order module).

The next variables to be assigned values by MODULA are MOD.TIL and MOD,TIR which get values from the NODE structure and the set of STIP structures connected to the NODE:

				•	
478	2	1	SEARS=NODE.LIP;		
479	2	1	BIL=0;		
480	2	1	BIR=0:		
481	2	1	DO WHILE (SEARS-=NULL);		
482	2	2	ST=SEARS:		
483	2		DIAL=STIP.DIL:		
454	2	2	IF $(DIAL=1 \ C \ STIP.TIL(1)=0)$	THEN	DIAL=0:
485	2	2	IF DIAL=0 THEN GO TO BACH;		
486	2	2	DO I=1 TO DIAL:		
487	ŝ	7	NOD. TIL (B1L+I) = STIP. TIL (I) ;		
488	5	2 2 2 2 3 3	END:		
489		., •	BACH: DIAR=STIP.DIR:		
		2 2 2 2 3	IF (DIAR=1 & STIP.TIR(1)=0)	THEN	DTAR=0+
490	4	4	IF DIAR=0 THEN GO TO MACH;	1 13 414	
491	2	4			
492	2	- 2	DO I=1 TO DIAR;		
493	2	3	NOD.TIR (BIR+I) = STIP.TIP(I):		
494	2	3 2	END;		
495	2	2	MACH: BIL=BIL+DIAL;		
496	2	2	DIR=BIR+DIAR;		
497	2	2	SEARS=SEARS->STIP.LIP;		
498	2	2	END;		
499	2	22	DO I=BIL+1 TO LILR;		
500	2	2	J=I-BIL;		•
50.1	2	2 2 2	NOD. TIL (I) = NODE. TIL (J) ;		
502	2	2	END;		
503	2 2 2	12	DO I=BIR+1 TO LIRE;		
504	2	ż	J=I-BIR:		
505	2	2	HOD. TIR (I) = NODE. TIR (J) ;		
506	2	2	END:		
J	. *	40	1. LY 12 P		

At this point once all WHIP and NAIL interconnections in structure NODE and the set of STIPS connected to the NODE are transferred to MOD, then all these structures may be freed.

507	2	1	NIR=NORP.DIR;
508	2	1	IF (NIR=1 & NODE.TIR(1)=0) THEN NIR=0;
509	2	1	IF (NIR=0) THEN GO TO BITE;
510	2	1	DO NAL=1 TO NIR;
511	2	2	LAD=CAT->NODE, WHITP (NAL);
512	2	2	IF (LAD=CAT) THEN GO TO CITE;

513 -	2	2	CALL TRAVEL (LAD, QUITEN, CAT);
514	2	ž	CITE: LAD=CAT->NODE.NAIL (NAL);
515	2	2	IF LAD=CAT THEN GO TO RITE:
516	2	2	CALL TRAPEL (LAD, QUEEN, CAT);
517	2	2	RITE: END:
518	2	1	NT=CAT:
519	2	1	DO K=1 TO NIR;
520	ź	2	
521	2	2	IF (NODE. WHIP(K) =CAT) THEN MOD. WHIP(K) =MT;
522	ź	2	ELSE NOD.WHIP(K)=NODE.WHIP(K); IP(NODE.NAIL(K)=CAT) THEN MOD.NAIL(K)=MT:
523	2	2	ELSE MOD.NAIL(K) =NODE.NAIL(K) :
524	2	2	END: ETDE GODOBATE(K) - HODROWATE(K);
525	2	1	BITE: SFARCH=NODE.LIP;
526	2	1	
527	2	t	SEARS=NODE, LID;
528	2		SEAN=NODE.ROOT;
529	ź	1	FREE NODE;
529	2		DO WHILE (SEARCH-=NHLL);
531	2	2 2	ST=SEARCH;
532	2	2	BAT#ST;
532	2	2	SIR=STIP.DIP;
534	2	2	IF (SIR=1 6 STIP.TIR(1)=0) THEN SIR=0: IF SIR=0 THEN CO TO HIMS.
535	2	2	IF SIR=0 THEN GO TO BITS; Do NAL=1 TO SIR;
536	2	3	LAD=BAT->STIP.WHIP(NAL);
537	2	3	IP (LAD=BAT) THEN GO TO CITS:
538	2	3	• • • • • • • • • • • • • • • • • • • •
539	2	3	CALL TRAVEL (LAD, QUEFN, BAT); CITS: LAD=BAT->STIP.NAIL(NAL);
540	ź	3	IF (LAD=BAT) THEN GO TO RETS:
541	ž	3	CALL TRAPEL (LAD, OUPEN, BAT):
542	2	3	RITS: END:
543	2	ž	ST=BAT:
544	ź	2	DO K=1 TO SIR;
545	ž	3	IF (STIP. WHIP (K) = ST) THEN MOD. HEIP (MIR+S) = MT:
546	2	3	ELSE NOD.WHIP(NIR+K) = STIP.WHIP(K);
547	2 2	3	IP (STIP.NAIL(K)=ST) THEN MOD.KAIL(NIR+K)=MT:
548	ž	3	ELST NOD.NAIL(NIR+K) =STIP.NAIL(K);
549	2	3	END:
550	2	ź	BITS: NIR=NIR+SIR:
551	2	2	SEARCH=SEARCH-STIP.LIP:
552	ź	2	FREE STIP:
553	2	2	END:
لۍ در لو	4	4	un u į

nerve energenere a. and daten erst kindet alle en samt de strikten forst. Harde forste frigtand and and and and

It should be noted that before freeing structure NODE, its pointer variable NODE.LID was assigned to variable SEARS. Keeping this pointer will make it possible to transmit to MOD all the values it receives from the set of STID structures previously connected to the NODE.

A loop similar to the one used for transmitting to MOD values from the STIP structures (DO WHILE (SEARCH - NULL;) follows for the set of STID structures

5	
1	
2	
1	
3	
đ	
1	
1	
100	
葉	
Ľ.	
픭	
#	
3	
装	
蒼	
1	
3	
1	
3	
1	
- 73	
1	
2	
1	
- 2	
ALL PROPERTY IN CASE OF	
4	
5	
-1	

Rea a

			•
554	2	1	LAU=0:
555	2	i	PA()=();
556	2	1	DO WHILE (SPARS - # HULL) ;
557	2		SD=SEARS:
558	2	22	BAT=SD:
559	2	2	SIR=STID.DIR:
560	2	2	IP (SIR=1 6 STID_NAIL(1)=NULL) THEN STR=0;
56 1	2	2	IF SIR=0 THEN GO TO BITA:
	-	-	at bin-o inth do to bin;
			a second s
562	2	2	DO NAL=1 TO SIR;
563	2	3	LAD=BAT->STID.WHIP(NAL);
564	2	3	IF (LAD=BAT) THEN GO TO CTTA:
565	2	3	CALL TRAVEL (LAD, QUEEN, DAT):
566	2 2 2 2	3	CITA: LAD=BAT->STID.NAIL(NAL);
567	2	3	IF (LAD=BAT) THEN GO TO RITA:
568	2	3	CALL TRAPEL (LAD, QUEEN, BAT);
569	2	3	RITA: END;
570	2	2	SD=BAT;
571	2	2	DO K=1 TO SIR:
572	2	3	IF (STID. WHIP (K) = SD) THEN MOD. WHIP (NIR+K) = HT;
573	2	3	ELSE MOD. WHIP (NIR+K) =STID. WHIP (K) :
574	2	3	IF (STID. NAIL (K) = SD) THEN MOD. NAIL (NIR+K) = HT;
575	2	3	ELSE MOD. NATL (HIR+K) =STID. HAIL (K) ;
576	2	3	END;
577	2	2	NIR=MIR+SIR:
578	2	2	LAU=LAU+1;
579	2	2	MOD. TID (LAU) = STID. STIM:
589	2 2 2	2 2 2	MOD.PID(LAU) =STID.LTIM;
581	2	2	GO TO PITA;
552	2	2	BITA: PAU=PAU+1;
583	2	2	NOD.TIM (PAN) =STID.STIM;
584	2	Ž	MOD. PIM (PAU) =STID. LTIN;
585	2	2	PITA: SEARS=SEARS->STID.LID;
586	2	2	FREE STID;
587	2	2	END;

A STID structure will either transmit values to MOD.TIM and MOD.PIM if it represents a PROP structure (proper module) in which case STID includes no WHIP and NAIL interconnections, or it will transmit values to MOD.TID and MOD.PID as well as values to pointers MOD.WHIP and MOD.NAIL if it represents a MOD structure (nested module).

Each STID pertaining to the set is processed by the loop (SEARS = SEARS ÷STID.LID; ⇒SEARS points each time at a new STID in the set after which its storage is released (FREE STID;).

At this point all variables contained in the new MOD structure have been assigned their values, so MODULA can proceed now to check whether the MOD structure created represents a proper or a nested module.

Before allocating a MOD structure, variable ORO was used to distinguish those gateless nodes having no replicated events in their domain (IF(LIRO = 0) THEN ORO = 1; ELSE ORO = 0;). The MOD structure for a gateless node having no replicated inputs may be immediately transformed into either a "simple" PROP structure (Figure 3.21) or into a set of PROP structures organized by a set of Boolean vectors characteristic of a symmetric (k-out of-n) gate (Figure 3.22).


Symmetric gates are allowed to appear explicitly in the fault tree, as long as each of their inputs is independent from the rest of the tree (i.e., each input to the gate is either a component or a super-component). Symmetric gate operators are represented by a three digit number (KON). The highest digit represents the minimum number of simultaneous failures necessary to cause a gate failure, the middle digit is always equal to zero, and the lowest digit represented the total number of inputs to the gate (Thus, a node having a 2-out of 4 gate oper-ator has a NODE.VALUE = 204).


In the next statements MODULA considers the two possibilities available for a non-replicated event MOD structure.

IF (ORO = 1 & MOD.VALUE > 2) THEN GO TO RED;

IF (ORO = 1 & MOD.VALUE $\langle = 2 \rangle$ THEN GO TO HANA;


For the pressure tank example MODULA will allocate two MOD structures. The first one (GOLD(1)) associated with gate G5 does contain replicated events in its domain and will there-






 $(M^{a} \text{ and } M^{b} \text{ are simple prop structures})$

FIGURE 3.21 SIMPLE OR AND AND GATE PROP STRUCTURES





Y ^В	=	(Y _M	1, ^Y I	M2,YM
s_1	=	(0,	1,	1)
s ₂	=	(1,	0,	1)
^s 3	-	(1,	1,	0)

 $Y_{\pm}^{B} = (Y_{c1}, Y_{c2}, Y_{M4}, Y_{M5})$ $S_{1} = (0, 1, 1, 1)$ $S_{2} = (1, 0, 1, 1)$ $S_{3} = (1, 1, 0, 1)$ $S_{4} = (1, 1, 1, 0)$

FIGURE 3.22 SYMMETRIC HIGHER ORDER MODULES

fore be later checked on whether it represents a nested module or the top event for a higher order module (i.e., the parent gate for a set of nested modules).

The second MOD structure associated with gate G9 (GOLD(2)) represents a symmetric gate module and will therefore be given its corresponding Boolean representation by procedure SYMM.

In the next section of this Chapter, the methods by which procedures BOOLEAN and SYMM derive a Boolean representation for higher order modules and for symmetric gate modules explicitly included in a fault tree, are discussed.

For the pressure tank example, the following MOD structures represent gates G5 and G9.

1 MOD BASED (MT₁), 2 TIPO = 4, 2 NAME = 5, 2 VALUE = 2, 2 NEST = 0, 2 LIM = 6, 2 RIM = 2, 2 RIMO = 2, 2 MIM = 1, 2 MID = 1, 2 NAIL(1) = SPINE(3), NAIL(2) = MT₁, 2 WHIP(1) = MT₁, WHIP(2) = APT₁, 2 WHIP(1) = MT₁, WHIP(2) = APT₁, 2 TIR(1) = 30001, TIR(2) = 30001, F 2 RID(1) = NULL, 2 TID(1) = 0,

2 PIM(1) = NULL, 2 TIM(1) = 0, 2 TIL(1) = 5, TIL(2) = 6, TIL(5) = 7, TIL(4)=8,

TIL(5) = 9, TIL(6) = 10;

It may be seen that this MOD structure, associated with gate G5 represents a nested module since the requirement MOD.NAIL (I) = MT_1 is not satisfied for I = 1.

> 1 MOD BASED (MT₂) 2 TIPO = 4,2 NAME = 9,2 VALUE = 203,2 NEST = 0,2 LIM = 3,2 RIM = 1, 2 RIMO = 1,2 MID = 1,2 NAIL(1) = NULL,2 WHIP(1) = NULL, 2 TIR(1) = 0, 2 PID(1) = NULL,2 TID(1) = 0, 2 PIM(1) = NULL,2 TIM(1) = 02 TIL(1) = 11, TIL(2) = 12, TIL(3) = 13;

procedure SYMM will automatically generate the Boolean representation for this MOD structure associated with gate G9

> $y^{B} = (y_{cll}, y_{cl2}, y_{cl3})$ $S_{1} = (1, 0, 1)$ $S_{2} = (0, 1, 1)$ $S_{3} = (1, 1, 0)$

and these vectors will be attached to the PROP structure representing gate G9 (see section III.9.2).

The set of statements outlined below form the final part of the MODULA procedure. The tasks they perform include

(a) Testing if a MOD structure containing replicated components represents a nested or a higher order module.

(b) Calling procedures BOOLEAN and SYMM to generate minimal cut-set representations for higher order and explicitly symmetric modules.

(c) Allocating PROP structures for those MOD structures which include no replicated events.

(d) Allocating STID structures to represent PROP and MOD structures and attaching them to NODE structures in the fault tree.

500	-		
588	2	1	IP (ORO=1 & MOD.VALUE>2) THEN GO TO RED:
589	2	1	IF (ORO=1 & MOD. VALUE<=2) THEN GO TO HANA;
590	2	1	
			SUM=0;
591	2	1	IR=1;
592	2	1	ALLOCATE GUT:
593	2	1	$30 \times 10^{\circ}$
594	2	1	DO CAP=1 TO LIRO:
595	ž		
		2	VIC=MOD.NAIL (CAP);
596	2	2	IP (VIC-=MT) THEN GO TO DANA;
597	2	2	
			VIT-MOD. WHIP (CAP);
598	2	2	IF (VIT-=AT & VIT->HODE.TIPO-=0) THEN GO TO DANA:
599	2	2	IF (VIT->NODE. TIPO-0) THEN GO TO SANA;
600	2	ž	
			REV=VIT->REP;
601	2	2	IF (REV<0) THEN DO:
602	2	3	NOX=1:
-			•
603	2	3	SUN#SUN-REV:
604	2	3	MA=VTT->MAP:
60.5	2		
		3	DA=-CEIL(-HA/10000);
606	2	3	JA=-CEIL (-MA/1000) ;
607	2	3	
			NA=MA- (1000) #JA;
608	2	3	GUT(IR) = 10000 + DA + 1000 + NA;
609	2	3	GUT (IR+ 1) =GUT (IR) +1000;
610	2	3	
010	4	3	IR=IR+2:
	_	-	
611	2	3	END;
612	2	2	ELSE DO:
613	2	3	Sun=Sun+Rfv;
614	2	3	GUT (IP) =VIT->NAP;
615	2	3	IR=IR+1:
616	2	3	END;
617	2	2	SANA: END:
618	2	1	PUT EDIT ('TOTAL SUM REP=', SUM)
			(SKIP(2),X(2),A(14),F(5));
6 10	•	4	• • • • • • • • • • • • • • • • • • • •
619	2	1	NUM=IR-1;
619 620	2 2	1 1	• • • • • • • • • • • • • • • • • • • •
620	2	1	NUM=IR-1; Allocate put;
620 621	2 2	1 1	NUN=IR-1; Allocate Put; Do I=1 to Num;
620	2 2 2	1 1 2	NUM=IR-1; Allocate put;
620 621	2 2 2	1 1 2	NUN=IR-1; Allocate Put; Do I=1 to Num;
620 621 622 623	2 2 2 2 2	1 1 2 2	NUM=IR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END;
620 621 622 623 624	2 2 2 2 2 2 2	1 1 2 2 1	NUM=TR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END; FREE GUT;
620 621 622 623	2 2 2 2 2	1 1 2 2	NUM=IR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END;
620 621 622 623 624 625	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 1 2 1 1	NUM=TR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END; FREE GUT; CALL BOOLEAN;
620 621 622 623 624 625 1111	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 2 2 1 1	NUM=TR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END; FREE GUT; CALL BOOLEAN; CANA: DIRO=1;
620 621 622 623 624 625 1111 1112	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 2 2 1 1 1 1	NUM=TR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END; FREB GUT; CALL BOOLFAN; CANA: DIRO=1; ALLOCATE STID;
620 621 622 623 624 625 1111	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 2 2 1 1	NUM=TR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END; FREE GUT; CALL BOOLEAN; CANA: DIRO=1;
620 621 622 623 624 625 1111 1112 1113	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 2 2 1 1 1 1 1	NUM=TR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END; FREB GUT; CALL BOOLFAN; CANA: DIRO=1; ALLOCATE STID; SFARS=SD;
620 621 622 623 624 625 1111 1112 1113 1114	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 2 2 1 1 1 1 1 1 1	NUM=IR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END; FREE GUT; CALL BOOLFAN; CANA: DIRO=1; ALLOCATE STID; SFARS=SD; STID-NAIL=NULL;
620 621 622 623 624 625 1111 1112 1113	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 2 2 1 1 1 1 1	NUM=TR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END; FREB GUT; CALL BOOLFAN; CANA: DIRO=1; ALLOCATE STID; SFARS=SD;
620 621 622 623 625 1111 1112 1113 1114 1115	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 2 2 1 1 1 1 1 1 1 1	NUN=IR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END; FREE GUT; CALL BOOLEAN; CANA: DIRO=1; ALLOCATE STID; SEARS=SD; STID-NAIL=NULL; STID-WHIP=NULL;
620 621 622 623 625 1111 1112 1113 1114 1115 1116	2222222222222222	1 2 2 1 1 1 1 1 1 1 1 1	NUM=TE-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END; FREE GUT; CALL BOOLEAN; CANA: DIRO=1; ALLOCATE STID; SFARS=SD; STID.NAIL=NULL; STID.WHIP=NULL; STID.LID=NULL;
620 621 622 623 625 1111 1112 1113 1114 1115		1 2 2 1 1 1 1 1 1 1 1 1 1 1 1	NUN=IR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END; FREE GUT; CALL BOOLEAN; CANA: DIRO=1; ALLOCATE STID; SEARS=SD; STID-NAIL=NULL; STID-WHIP=NULL;
620 621 622 623 625 1111 1112 1113 1114 1115 1116	2222222222222222	1 2 2 1 1 1 1 1 1 1 1 1	NUM=TE-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END; FREE GUT; CALL BOOLEAN; CANA: DIRO=1; ALLOCATE STID; SFARS=SD; STID.NAIL=NULL; STID.WHIP=NULL; STID.LID=NULL;
620 621 622 623 624 625 1111 1112 1113 1114 1115 1116 1117 1118		1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1	NUM=TR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT (I)=GUT (I): END; FREE GUT; CALL BOOLFAN; CANA: DIRO=1; ALLOCATE STID; SFARS=SD; STID.NAIL=NULL; STID.NAIL=NULL; STID.LID=NULL; STID.LID=NULL; STID.LID=STORK->PROP.NAME; STID.LTIM=STORK;
620 621 622 623 624 625 1111 1112 1113 1114 1115 1116 1117 1118 1119	222222222222222222222222222222222222222	1 2 2 1 1 1 1 1 1 1 1 1 1 1 1	NUM=TR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END; FREB GUT; CALL BOOLFAN; CANA: DIRO=1; ALLOCATE STID; SFARS=SD; STID.NAIL=NULL; STID.WIP=NULL; STID.STIM=STORK->PROP.NAME; STID.LTIM=STORK; MT=MOGUL.DULL(M);
620 621 622 623 624 625 1111 1112 1113 1114 1115 1116 1117 1118		1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1	NUM=TR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT (I)=GUT (I): END; FREE GUT; CALL BOOLFAN; CANA: DIRO=1; ALLOCATE STID; SFARS=SD; STID.NAIL=NULL; STID.NAIL=NULL; STID.LID=NULL; STID.LID=NULL; STID.LID=STORK->PROP.NAME; STID.LTIM=STORK;
620 621 622 623 624 625 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120	222222222222222222222222222222222222222	1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1	NUM=TR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I): END; FREB GUT; CALL BOOLFAN; CANA: DIRO=1; ALLOCATE STID; SFARS=SD; STID.NAIL=NULL; STID.WHIP=NULL; STID.UID=NULL; STID.LID=NULL; STID.LIM=STORK->PROP.NAME; STID.LTIM=STORK; MT=MOCUL_DULL(M); FREE MOD;
620 621 622 623 624 625 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121	222222222222222222222222222222222222222	1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NUM=IR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END; FREE GUT; CALL BOOLFAN; CANA: DIRO=1; ALLOCATE STID; SFARS=SD; STID.NAIL=NULL; STID.NAIL=NULL; STID.UID=NULL; STID.STIN=STORK->PROP.NAME; STID.LTM=STORK; MT=MOCUL_DULL(M); FREE MOD; IF (SEAN=NULL) THEN GO TO REAL;
620 621 622 623 625 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122	22222222222222222222222	1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NUM=TR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END; FREE GUT; CALL BOOLFAN; CANA: DIRO=1; ALLOCATE STID; SFARS=SD; STID.NAIL=NULL; STID.NAIL=NULL; STID.UID=NULL; STID.STIM=STORK->PROP.NAME; STID.LTM=STORK; MT=MOCUL.DULL(M); FREE MOD; IF (SEAN=NULL) THEN GO TO REAL; IF SEAN->NODE.TIPO=1 THEN GO TO CANK;
620 621 622 623 624 625 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121	222222222222222222222222222222222222222	1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NUM=IR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END; FREE GUT; CALL BOOLFAN; CANA: DIRO=1; ALLOCATE STID; SFARS=SD; STID.NAIL=NULL; STID.NAIL=NULL; STID.UID=NULL; STID.STIN=STORK->PROP.NAME; STID.LTM=STORK; MT=MOCUL_DULL(M); FREE MOD; IF (SEAN=NULL) THEN GO TO REAL;
620 621 622 623 625 1111 1112 1113 1114 1115 1116 1117 1118 1117 1118 1119 1120 1121 1122 1123	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NUM=TE-1; ALLOCATE PUT; DO I=1 TO NUM; PUT (I)=GUT (I); END; FREE GUT; CALL BOOLEAN; CANA: DIRO=1; ALLOCATE STID; SFARS=SD; STID.NAIL=NULL; STID.NAIL=NULL; STID.LID=NULL; STID.LID=NULL; STID.LIM=STORK->PROP.NAME; STID.LIM=STORK; MT=MOCUL_DULL(M); FREE MOD; IF (SEAN=NULL) THEN GO TO REAL; IF SEAN->NODE.TIPO=1 THEN GO TO CANX; APT=SEAN;
620 621 622 623 624 625 1111 1112 1113 1114 1115 1116 1117 1118 1117 1118 1117 1118 1120 1121 1122 1123 1124	222222222222222222222222222222222222222	11221111111111111111111111111111111111	NUM=TE-1; ALLOCATE PUT; DO I=1 TO NUM; PUT (I)=GUT (I); END; FREE GUT; CALL BOOLEAN; CANA: DIRO=1; ALLOCATE STID; SFARS=SD; STID.NAIL=NULL; STID.NAIL=NULL; STID.UD=NULL; STID.LID=NULL; STID.LID=NULL; STID.LIM=STORK->PROP.NAME; STID.LIM=STORK; MT=MOCUL_DULL(M); FREE MOD; IF (SEAN=NULL) THEN GO TO REAL; IF SEAN->NODE.TIPO=1 THEN GO TO CANX; APT=SEAN; AP.SPIT=STORK;
620 621 622 623 625 1111 1112 1113 1114 1115 1116 1117 1118 1117 1118 1119 1120 1121 1122 1123	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NUM=TE-1; ALLOCATE PUT; DO I=1 TO NUM; PUT (I)=GUT (I); END; FREE GUT; CALL BOOLEAN; CANA: DIRO=1; ALLOCATE STID; SFARS=SD; STID.NAIL=NULL; STID.NAIL=NULL; STID.LID=NULL; STID.LID=NULL; STID.LIM=STORK->PROP.NAME; STID.LIM=STORK; MT=MOCUL_DULL(M); FREE MOD; IF (SEAN=NULL) THEN GO TO REAL; IF SEAN->NODE.TIPO=1 THEN GO TO CANX; APT=SEAN;
620 621 622 623 625 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1123 1124 125	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NUM=TE-1; ALLOCATE PUT; DO I=1 TO NUM; PUT (I)=GUT (I); END; FREE GUT; CALL BOOLEAN; CANA: DIRO=1; ALLOCATE STID; SEARS=SD; STID.NAIL=NULL; STID.NAIL=NULL; STID.LID=NULL; STID.LID=NULL; STID.LID=NULL; STID.LIM=STORK->PROP.NAME; STID.LIM=STORK; MT=MOCUL.DULL(M); FREE MOD; IF (SEAN=NULL) THEN GO TO REAL; IF (SEAN=NULL) THEN GO TO CANK; APT=SEAN; AP.SPIT=STORK; STORK->PROP.ROOT=SEAN;
620 621 622 623 624 625 1111 1112 1113 1114 1115 1116 1117 1118 1117 1118 1120 1121 1122 1123 1124 1125 1126	222222222222222222222222222222	1 1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NUM=TR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END; FREE GUT; CALL BOOLFAN; CANA: DIRO=1; ALLOCATE STID; SFARS=SD; STID.NAIL=NULL; STID.WHIP=NULL; STID.UD=NULL; STID.STIM=STORK->PROP.NAME; STID.LTIM=STORK; MT=MOGUL.DULL(M); FREE MOD; IF (SEAN=NULL) THEN GO TO REAL; IF SEAN->NODE.TIPO=1 THEN GO TO CANX; APT=SEAN; APT=STORK; STORK->PROP.ROOT=SEAN; GO TO REAP;
620 621 622 623 624 625 1111 112 1113 1114 1115 1116 1117 1118 1120 1121 1122 1123 1124 1125 1126 1127	222222222222222222222222222222222222222	1 1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NUM=TR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END; FREE GUT; CALL BOOLFAN; CAMA: DIRO=1; ALLOCATE STID; SFARS=SD; STID.NAIL=NULL; STID.WILP=NULL; STID.UID=NULL; STID.LID=NULL; STID.LITM=STORK->PROP.NAME; STID.LIM=STORK; MT=MOCUL.DULL(M); FREE MOD; IF (SEAN=NULL) THEN GO TO REAL; IF SEAN->NODE.TIPO=1 THEN GO TO CANX; APT=SEAN; AP.SPIT=STORK; STORK->PROP.ROOT=SEAN; GO TO REAP; CANX: NT=SEAN;
620 621 622 623 624 625 1111 1112 1113 1114 1115 1116 1117 1118 1117 1118 1120 1121 1122 1123 1124 1125 1126	222222222222222222222222222222	1 1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NUM=TR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END; FREE GUT; CALL BOOLFAN; CANA: DIRO=1; ALLOCATE STID; SFARS=SD; STID.NAIL=NULL; STID.WHIP=NULL; STID.UD=NULL; STID.STIM=STORK->PROP.NAME; STID.LTIM=STORK; MT=MOGUL.DULL(M); FREE MOD; IF (SEAN=NULL) THEN GO TO REAL; IF SEAN->NODE.TIPO=1 THEN GO TO CANX; APT=SEAN; APT=STORK; STORK->PROP.ROOT=SEAN; GO TO REAP;
620 621 622 623 624 625 1111 112 1112 1113 1114 1115 1116 1117 1118 1120 1121 1120 1121 1123 1124 1125 1126 1127 1128	222222222222222222222222222222222222222	1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NUM=TR-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END; FREE GUT; CALL BOOLFAN; CANA: DIRO=1; ALLOCATE STID; SFARS=SD; STID.NAIL=NULL; STID.WIIP=NULL; STID.UID=NULL; STID.LID=NULL; STID.LITM=STORK->PROP.NAME; STID.LITM=STORK; MT=MOCUL.DULL(M); FREE MOD; IF (SEAN=NULL) THEN GO TO REAL; IF SEAN->NODE.TIPO=1 THEN GO TO CANX; APT=SFAN; AP.SPIT=STORK; STORK->PROP.ROOT=SEAN; GO TO REAP; CANX: NT=SFAN; NODE.LIMT=NODE.LINT+1;
$\begin{array}{c} 620\\ 621\\ 622\\ 623\\ 624\\ 625\\ 1111\\ 1112\\ 1113\\ 1114\\ 1115\\ 1116\\ 1117\\ 1118\\ 1119\\ 1120\\ 1121\\ 1122\\ 1123\\ 1124\\ 1125\\ 1126\\ 1127\\ 1128\\ 1129\\ \end{array}$	222222222222222222222222222222222222222	1 1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NUM=TE-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END; FREE GUT; CALL BOOLFAN; CANA: DIRO=1; ALLOCATE STID; SFARS=SD; STID.NAIL=NULL; STID.WHIP=NULL; STID.UID=NULL; STID.LITM=STORK: MT=HOEUL.DULL(M); FREE MOD; IF (SEAN=NULL) THEN GO TO REAL; IF SEAN->NODE.TIPO=1 THEN GO TO CANX; APT=SFAN; AP.SPIT=STORK; GO TO REAP; CANX: NT=SFAN; NODE.LIMT=NODE.LIMT+1; SIERRA=NODE.LID;
$\begin{array}{c} 620\\ 621\\ 622\\ 623\\ 625\\ 1111\\ 1112\\ 1113\\ 1114\\ 1115\\ 1116\\ 1117\\ 1118\\ 1116\\ 1120\\ 1121\\ 1122\\ 1123\\ 1124\\ 1125\\ 1126\\ 1127\\ 1128\\ 1129\\ 1130 \end{array}$	222222222222222222222222222222222222222	1 1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NUM=TE-1; ALLOCATE PUT; DO I=1 TO NUM; PUT (I)=GUT (I); END; FREE GUT; CALL BOOLFAN; CANA: DIRO=1; ALLOCATE STID; SFARS=SD; STID.NAIL=NULL; STID.NAIL=NULL; STID.LID=NULL; STID.LID=NULL; STID.LIM=STORK; MT=MODUL.DULL(N); FREE MOD; IF (SFAN=NULL) THEN GO TO REAL; IF (SFAN=NULL) THEN GO TO CANK; APT=SFAN; APT=SFAN; AP.SPIT=STORK; STORK->PROP.ROOT=SFAN; GO TO REAP; CANX: NT=SFAN; NODE.LIMT=NODE.LIMT+1; SIFRA=NULL) THEN NODE.LID=SEAPS;
$\begin{array}{c} 620\\ 621\\ 622\\ 623\\ 624\\ 625\\ 1111\\ 1112\\ 1113\\ 1114\\ 1115\\ 1116\\ 1117\\ 1118\\ 1119\\ 1120\\ 1121\\ 1122\\ 1123\\ 1124\\ 1125\\ 1126\\ 1127\\ 1128\\ 1129\\ \end{array}$	222222222222222222222222222222222222222	1 1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NUM=TE-1; ALLOCATE PUT; DO I=1 TO NUM; PUT(I)=GUT(I); END; FREE GUT; CALL BOOLFAN; CANA: DIRO=1; ALLOCATE STID; SFARS=SD; STID.NAIL=NULL; STID.WHIP=NULL; STID.UID=NULL; STID.LITM=STORK: MT=HOEUL.DULL(M); FREE MOD; IF (SEAN=NULL) THEN GO TO REAL; IF SEAN->NODE.TIPO=1 THEN GO TO CANX; APT=SFAN; AP.SPIT=STORK; GO TO REAP; CANX: NT=SFAN; NODE.LIMT=NODE.LIMT+1; SIERRA=NODE.LID;

.

.

PL/I OPTIMIZING COMPILER

STAT LEV NT

-- -

					·
1	1.	32	2	1	GO TO VEAL;
1	12	33	2	1	RED: NUB=AOD.LIM:
1	10	34	2	1	IP(NUB=1 & HOD.TIL(1)=0) THEN NUM=0;
1	1.	35	2	1	ELSE NUM=NUB;
1	1:	36	2	1	WEST=MOD.NIN;
1	1:	37	2	1	IP (WEST=1 & MOD.PIA(1)=NULL) THPN NETT=0;
1	12	38	2	1	ELSE NEZT=WEST;
1	1	39	2	1	ALLOCATE PER:
1	11	10	2	1	PPR. TAR=MOD. TIL;
1	11	41	2	1	PER.KIM=MOD.PIN;
1	11	12	2	1	PFR.JIN=MOD.TIN;
1	11	43	2	1	LOST = P :
1	14	44	2	1	LILE=1;
1	11	45	2	1	LINB=1;
1	11	46	2	1	ALLOCATE PROP;
1	1	47	2	1	PROP.TIPO=5;
1	1	48	2	1	IB=ID+1;
1	1	49	2	1	STORK=PT:
1	1	50	2	1	BOST (IR) =STORK;
1	1	51	2	1	DO L=1 TO WEST;
1	1	52	2	2	AT-PFR_KIM(L);
1	1	53	2	2	IF (AT-=NULL) THEN AT->PROP.ROOT=STORK;
		54	2	2	END:
		55	2	1	PROP.NAME=MOD.NAME;
		56	2	1	PROP.VALUE=MOD.VALUE;
		57	2	1	PROP.TIL=0;
		58	2	1	Prop. TIM=0;
		59	2	1	PROP. PIN=NULL;
1	1	6 Q	2	1	PUT EDIT ('SYMM MODULE NAME=', PROP. NAME, 'VALUE=',
			-		$PROP.VALUE \} (SKIP(2), A(17), F(5), X(2), A(6), F(5));$
		61	2	1	PROP.HOST=LOST;
		62	2	1	LARG=NUN+NEZT;
		53	2	1	KAY= (PROP. VALUE-LARG) /100;
		54	2	1	CALL SYNH;
		55	2	1	LOST->H RCTOR=QUPEN;
		56	2	1	PHT EDIT ('DEP COMPS=') (SKIP(1), A(10));
		57	2	1	PUT LIST (PER. TAR);
		58	2	1	PUT EDIT('DEP NODS=') (SKIP(1), A(9)):
		59	2	1	PUT LIST (PEE.JIN);
		70	2	1	PUT EDIT ('MINIMAL CUT SETS') (SKIP(2), X(12), A(16));
		71	2	1	VIT=PER.HECTOR;
		72	2	1	DO WHILE (VIC-=NULL);
		73	2	2	
		74	2	2	PUT EDIT (VIC->COMP) (SKIP(1),P):
		75	2	2	VIT=VIC->FLOOR;
		76	2	2	END;
1	I	77	4	1	GO TO CANA;

3 ODUL E

/*

*/

PROGRAM

1248	2	1	HANA: LILE=MOD.LIM:
1249	2	1	LIMF=HOD.MIN:
1250	2	1	ALLOCATE PROP:
125 1	2	1	PROP.TIPO=5;
1252	2	1	STORK=PT:
1253	2	1	PROP. HOST=NOLL;
1254	2	1	PROP. NAME=OOD. NAME:
			•
1255	2	1	PROP. TALUE= MOD. TALUE;
1256	2	1	PROP.TIL=don.TIL;
1257	2	1	PROP.TIN=NOD.TIN;
1258	2	Ť	PROP.PIM=HOD.PIM:
125.9	2	1	ΛRI≠PT;
1260	2	1	DO L=1 TO LINE;
1261	2	2	AT=PROP.PIM(L);
126.2	2		
			IF (AT-=NHLL) THEN AT->PROP.ROOT=ARI;
1263	2	2	END
1264	2	1	PUT EDIT ('FRFE MODULE NAME=', PROP.NAME,'VALUE=',
			PROP. VALUE, 'NUM LEAF INP=', PROP. LIN, 'NUM MOD INP=', PROP. MIM)
			(SKIP(2), \ (19), F(5), X(2), \ (6), F(5), X(2), \ (13), F(5), X(2), \ (12),
			P (5) ;
1265	Z	1	PUT EDIT ('LEAF INS=') (SKIP(1), A(9));
1266	ž	1	PUT LIST (PROP. TIL);
1267	2	1.	PUT EDIT('40D INS=') (SKIP(1), A(8));
1268	2	.1	PUT LIST(PROP.TIN):
1269	2	1	IB=ID+1:
1270	2		BOST (IB) =PT:
1271		1	FREE AOD;
1272	2	1	DIRO=1:
	-	•	
1273	2		ALLOCATE STID:
1273 1274	2 2		ALLOCATE STID; SFARS=SF;
1274	2	1	SFARS=SF;
1274 1275	2 2	1 1	SFARS=SF; STID_NAII=NULL;
127 <i>4</i> 1275 1276	2 2 2	1	SFARS=SF; STID.NAII=NULL; STID.WHIP=NULL;
127 <i>4</i> 1275 1276 1277	2 2 2 2 2	1 1 1	SFARS=SF; STID_NAII=NULL;
127 <i>4</i> 1275 1276	2 2 2 2 2	1	SFARS=SF; STID.NAII=NULL; STID.WHIP=NULL; STID.LID=NULL;
127 <i>4</i> 1275 1276 1277 1278	222222	1 1 1 1	SFARS=SF; STID.NAII=NULL; STID.VHIP=NULL; STID.LID=NULL; STID.STIM=BOST(IP) -> PROP.NAME;
1274 1275 1276 1277 1278 1273	2 2 2 2 2 2 2 2 2 2	1 1 1 1	SFARS=SF; STID.NAII=NULL; STID.WHIP=NULL; STID.LID=NULL; STID.SIIM=BOST(IP) ->PROP.NAME; STID.LIIM=BOST(IB);
127 <i>4</i> 1275 1276 1277 1278 1279 1280	222222222222222222222222222222222222222	1 1 1 1 1	SFARS=SF; STID.NAII=NULL; STID.UID=NULL; STID.STIM=BOST(IP) -> PROP.NAME; STID.LTIM=BOST(IB) ; IF (SEAN=NULL) THEN GO TO REAL;
1274 1275 1276 1277 1278 1273	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 1 1 1 1	SFARS=SF; STID.NAII=NULL; STID.WHIP=NULL; STID.LID=NULL; STID.SIIM=BOST(IP) ->PROP.NAME; STID.LIIM=BOST(IB);
127 <i>4</i> 1275 1276 1277 1278 1279 1280	222222222222222222222222222222222222222	1 1 1 1 1	SFARS=SF; STID.NAII=NULL; STID.UID=NULL; STID.STIM=BOST(IP)->PROP.NAME; STID.LTIM=BOST(IB); IF (SEAN=NULL) THEN GO TO REAL; IF (SEAN=NODE.TIPO=1) THEN GO TO HANE;
1274 1275 1276 1277 1278 1279 1280 1281 1282	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 1 1 1 1 1	SFARS=SF; STID_NAII=NULL; STID_WILP=NULL; STID_STIM=BOST(IE) -> PROP_NAME; STID_STIM=BOST(IE) : IF (SEAN=NULL) THEN GO TO REAL; IF (SEAN=NODE_TIPO=1) THEN GO TO HANE; APT=SEAN;
1274 1275 1276 1277 1278 1279 1280 1281 1282 1283	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	11111	SFARS=SF; STID.NAII=NULL; STID.UID=NULL; STID.LID=NULL; STID.SIM=BOST(IP)=>PROP.NAME; STID.LITM=BOST(IP); IF (SEAM=NULL) THEN GO TO REAL; IF (SEAM=NULL) THEN GO TO REAL; IF (SEAM=>NODE.TIPO=1) THEN GO TO HANE; APT=SEAM; APT=STORK;
1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		SFARS=SF; STID_NAII=NULL; STID_WHIP=NULL; STID_STIM=BOST(IP) -> PROP_NAME; STID_STIM=BOST(IP) => PROP_NAME; STID_LTIM=BOST(IP) => PROP_NAME; STID_LTIM=BOST(IP) => PROP_NAME; IF (SEAN=NULL) THEN GO TO REAL: IF (SEAN=NODE_TIPO=1) THEN GO TO HANE; APT=SEAN; AP.SPIT=STORK; STORK->PROP_ROOT=SEAN;
1274 1275 1276 1277 1278 1279 1280 1281 1282 1283	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		SFARS=SF; STID.NAII=NULL; STID.UID=NULL; STID.LID=NULL; STID.SIM=BOST(IP)=>PROP.NAME; STID.LITM=BOST(IP); IF (SEAM=NULL) THEN GO TO REAL; IF (SEAM=NULL) THEN GO TO REAL; IF (SEAM=>NODE.TIPO=1) THEN GO TO HANE; APT=SEAM; APT=STORK;
1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		SFARS=SF; STID.NAII=NULL; STID.UID=NULL; STID.STIM=BOST(IR) -> PROP.NAME; STID.LTIM=BOST(IB); IF (SFAN=NULL) THEN GO TO REAL; IF (SFAN=NODE.TIPO=1) THEN GO TO HANE; APT=SEAN; APT=SEAN; AP.SFIT=STORK; STORK->PROP.ROOT=SEAN; GO TO REAP;
1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 1 1 1 1 1 1 1 1 1 1 1 1	SFARS=SF; STID.NAII=NULL; STID.UID=NULL; STID.STIM=BOST(IP)->PROP.NAME; STID.LTIM=BOST(IP): IF (SFAN=NULL) THEN GO TO REAL; IF (SFAN=NODE.TIPO=1) THEN GO TO HANE; APT=SEAN; AP.SEIT=STORK; STORK->PROP.ROOT=SEAN; GO TO REAP; HANE: NT=SEAN;
1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	111111111111111111111111111111111111111	SFARS=SF; STID.NAII=NULL; STID.UID=NULL; STID.SIIM=BOST(IP)->PROP.NAME; STID.IITN=BOST(IB): IF (SFAN=NULL) THEN GO TO REAL; IF (SFAN=NODE.TIPO=1) THEN GO TO HANE; APT=SEAN; AP.SPIT=STORK; STORK->PROP.ROOT=SEAN; GO TO REAP; HANE: NT=SEAN; NODE.LIMT=HODE.LIMT+1;
1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	111111111111111111111111111111111111111	SFARS=SF; STID.NAII=NULL; STID.UID=NULL; STID.UID=NULL; STID.STIM=BOST(IE) ->PROP.NAME; STID.LTIM=BOST(IE) : IF (SEAN=NULL) THEN GO TO REAL; IF (SFAN=>NODE.TIPO=1) THEN GO TO HANE; APT=SEAN; AP.SEIT=STORK; STORK->PROP.ROOT=SEAN; GO TO REAP; HANE: NT=SEAN; NODE.LINT=NODE.LINT+1; SIFFRA=NODE.LINT;
1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	111111111111111111111111111111111111111	SFARS=SF; STID.NAII=NULL; STID.UID=NULL; STID.STIM=BOST(IR) -> PROP.NAME; STID.LID=NULL; STID.LITM=BOST(IR); IF (SFAN=NULL) THEN GO TO REAL; IF (SFAN=NULL) THEN GO TO REAL; IF (SFAN=NODE.TIPO=1) THEN GO TO RANE; APT=SEAN; APT=SEAN; AP.SPIT=STORX; STORK->PROP.ROOT=SEAN; GO TO REAP; HANE: NT=SEAN; NODE.LINT=NODE.LINT+1; SIFRRA=NODE.LID;
1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	111111111111111111111111111111111111111	SFARS=SF; STID.NAII=NULL; STID.UID=NULL; STID.STIM=BOST(IE) ->PROP.NAME; STID.LID=NULL; STID.LITM=BOST(IE) : IF (SEAN=NULL) THEN GO TO REAL; IF (SFAN=NODE.TIPO=1) THEN GO TO HANE; APT=SEAN; AP.SPIT=STORK; STORK->PROP.ROOT=SEAN; GO TO REAP; HANE: NT=SEAN; NODE.LINT=NODE.LINT+1; SIFRRA=NODE.LID; IF (SIERRA=NULL) THEN NODE.LID=SEARS;
1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1289 1290	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	111111111111111111111111111111111111111	SFARS=SF; STID.NAII=NULL; STID.UID=NULL; STID.STIM=BOST(IE) -> PROP.NAME; STID.STIM=BOST(IE) : IF (SFAN=NULL) THEN GO TO REAL; IF (SFAN=NULL) THEN GO TO REAL; IF (SFAN=NODE.TIPO=1) THEN GO TO HANE; APT=SEAN; APT=SEAN; AP.SPIT=STORK; STORK->PROP.ROOT=SEAN; GO TO REAP; HANE: NT=SEAN; NODE.LIMT=HODE.LIMT+1; SIFRRA=NODE.LIMT+1; IF (SIERRA=NULL) THEN NODF.LID=SEARS; ELSE GO TO ZEAL;
1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1289 1290 1291	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	SFARS=SF; STID.NAII=NULL; STID.UID=NULL; STID.SID=ST(IP)=>PROP.NAME; STID.SIM=BOST(IP); IF (SFAN=NULL) THEN GO TO REAL; IF (SFAN=NULL) THEN GO TO REAL; IF (SFAN=NODE.TIPO=1) THEN GO TO HANE; APT=SEAN; AP.SPIT=STORK; STORK->PROP.ROOT=SEAN; GO TO REAP; HANE: NT=SEAN; NODE.LIMT=NODE.LIMT+1; SIFRRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.SIFRA=NODE.SIFRA=NODE.SIFRA=NODE.SIFANCENCH
1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1284 1285 1286 1287 1288 1289 1290 1291 1292	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	SFARS=SF; STID.NAII=NULL; STID.UID=NULL; STID.LID=NULL; STID.STIM=BOST(IP)=>PPOP.NAME; STID.LTIM=BOST(IB); IF (SEAN=NULL) THEN GO TO REAL: IF (SEAN=NODE.TIPO=1) THEN GO TO HANE; APT=SEAN; AP.SPIT=STORK; STORK=>PROP.ROOT=SEAN; GO TO REAP; HANE: NT=SEAN; NODE.LINT=NODE.LINT+1; SIPRRA=NODE.LID; IF (SIERRA=NULL) THEN NODE.LID=SEARS; ELSE GO TO ZEAL; GO TO VEAL; DANA: DIRO=NOD.FIMO;
1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1289 1290 1291	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	SFARS=SF; STID.NAII=NULL; STID.UID=NULL; STID.SID=ST(IP)=>PROP.NAME; STID.SIM=BOST(IP); IF (SFAN=NULL) THEN GO TO REAL; IF (SFAN=NULL) THEN GO TO REAL; IF (SFAN=NODE.TIPO=1) THEN GO TO HANE; APT=SEAN; AP.SPIT=STORK; STORK->PROP.ROOT=SEAN; GO TO REAP; HANE: NT=SEAN; NODE.LIMT=NODE.LIMT+1; SIFRRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.LIMT+1; SIFRA=NODE.SIFRA=NODE.SIFRA=NODE.SIFRA=NODE.SIFANCENCH
1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1284 1285 1286 1287 1288 1289 1290 1291 1292	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	SFARS=SF; STID.NAII=NULL; STID.UID=NULL; STID.LID=NULL; STID.LITM=BOST(IP)=>PROP.NAME; STID.LTIM=BOST(IB); IF (SEAN=NULL) THEN GO TO REAL: IF (SEAN=NODE.TIPO=1) THEN GO TO HANE; APT=SEAN; AP.SPIT=STORK; STORK->PROP.ROOT=SEAN; GO TO REAP; HANE: NT=SEAN; NODE.LINT=NODE.LIMT+1; SIPRRA=NODE.LID; IF (SIERRA=NULL) THEN NODE.LID=SEARS; ELSE GO TO ZEAL; GO TO VEAL; DANA: DIRO=NOD.FIMO; ALLOCATE STID;
1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	SFARS=SF; STID.NAII=NULL; STID.UID=NULL; STID.STIM=BOST(IP)->PROP.NAME; STID.LTIM=BOST(IP); IF (SEAN=NULL) THEN GO TO REAL; IF (SEAN=NODE.TIPO=1) THEN GO TO HANE; APT=SEAN; AP.SPIT=STORK; STORK->PROP.ROOT=SEAN; GO TO REAP; HANE: NT=SEAN; NODE.LINT=NODE.LINT+1; SIFRRA=NODE.LID; IF (SIERRA=NULL) THEN NODE.LID=SEARS; ELSE GO TO ZEAL; GO TO VEAL; DANA: DIRO=NOD.FINO; ALLOCATE STID; STID.TIPO=3;
1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1286 1287 1288 1289 1299 1299 1299 1293 1294 1295		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	SFARS=SF; STID.NAII=NULL; STID.UID=NULL; STID.SIIM=BOST(IB) -> PROP.NAME; STID.LIN=BOST(IB); IF (SEAN=NULL) THEN GO TO REAL; IF (SEAN=NODE.TIPO=1) THEN GO TO HANE; APT=SEAN; AP.SEIT=STORK; STORK->PROP.ROOT=SEAN; GO TO REAP; HANE: NT=SEAN; NODE.LINT=NODE.LINT+1; SIPRRA=NODE.LID; IF (SIERRA=NULL) THEN NODE.LID=SEARS; ELSE GO TO ZEAL; GO TO VEAL; DANA: DIRO=NOD.RIMO; ALLOCATE STID; STID.TIPO=3; SEARS=SD;
1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	SFARS=SF; STID.NAII=NULL; STID.UID=NULL; STID.STIM=BOST(IP)->PROP.NAME; STID.LTIM=BOST(IP); IF (SEAN=NULL) THEN GO TO REAL; IF (SEAN=NODE.TIPO=1) THEN GO TO HANE; APT=SEAN; AP.SPIT=STORK; STORK->PROP.ROOT=SEAN; GO TO REAP; HANE: NT=SEAN; NODE.LINT=NODE.LINT+1; SIFRRA=NODE.LID; IF (SIERRA=NULL) THEN NODE.LID=SEARS; ELSE GO TO ZEAL; GO TO VEAL; DANA: DIRO=NOD.FINO; ALLOCATE STID; STID.TIPO=3;
1274 1275 1276 1277 1277 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	SFARS=SF; STID.NAII=NULL; STID.WHIP=NULL; STID.SIM=BOST(IB)=>PROP.NAME; STID.LID=NULL; IF (SFAN=NULL) THEN GO TO REAL: IF (SFAN=NODE.TIPO=1) THEN GO TO HANE; APT=SEAN; APT=SEAN; AP.SPIT=STORE; STORE>PROP.ROOT=SEAN; GO TO REAP; HANE: NT=SEAN; NODE.LINT=NODE.LINT+1; SIPRRA=NODE.LID; IF (SIERRA=NULL) THEN NODE.LID=SEARS; ELSE GO TO ZEAL; GO TO VEAL; DANA: DIRO=NOD.PINO; ALLOCATE STID; STID.TIPO=3; SFARS=SD; STID.STIM=NOD.NAME;
1274 1275 1276 1277 1277 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	SFARS=SF; STID.NAII=NULL; STID.UID=NULL; STID.LID=NULL; STID.LTIN=BOST(IB); IF (SFAN=NULL) THEN GO TO REAL; IF (SFAN=NULL) THEN GO TO REAL; IF (SFAN=NULL) THEN GO TO REAL; APT=SEAN; APT=SEAN; APT=STORK: GO TO REAP; HANE: NT=SEAN; NODE.LINT=NODE.LINT+1; SIPRRA=NODE.LINT+1; IF (SIERRA=NULL) THEN NODF.LID=SEARS; ELSE GO TO ZEAL; GO TO VEAL; DANA: DIRO=NOD.RIMO; ALLOCATE STID; STID.TIPO=3; STID.STIM=MOD.NAME; VIC=MODUL.DULL(M);
1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	SFARS=SF; STID.NAII=NULL; STID.UD=NULL; STID.LID=NULL; STID.SIM=BOST(IR) ->PROP.NAME; STID.LITN=BOST(IB); IF (SFAN=NULL) THEN GO TO REAL: IF (SFAN=NULL) THEN GO TO REAL: IF (SFAN=NODE.TIPO=1) THEN GO TO HANE; APT-SEAN; APT-SEAN; APT-SEAN; STORK->PROP.ROOT=SEAN; GO TO REAP; HANE: NT=SEAN; NODE.LINT=NODE.LIMT+1; SIFRRA=NODE.LID; IF (SIERRA=NULL) THEN NOOF.LID=SEARS; ELSE GO TO ZEAL; GO TO VEAL; DANA: DIRO=NOD.RIMO; ALLOCATE STID; STID.TIPO=3; SFARS=SD; STID.SIM=NOD.HAME; VIC=MODUL.DULL(M); NT=VIC;
1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	<pre>SPARS=SF; STID.NAII=NULL; STID.WHIP=NULL; STID.SIM=BOST(IR)->PROP.NAME; STID.LID=NULL; IF (SFAN=NULL) THEN GO TO REAL; IF (SFAN=NULL) THEN GO TO REAL; IF (SFAN=NULL) THEN GO TO HANE; APT=SEAN; APT=SEAN; GO TO REAP; HANE: NT=SEAN; MODE.LIMT=NODE.LIMT+1; SIPRRA=NODE.LID; IF (SIERRA=NULL) THEN NODF.LID=SEARS; ELSE GO TO ZEAL; GO TO VEAL; DANA: DIRO=NOD.RIMO; ALLOCATE STID; STID.TIPO=3; SEARS=SD; STID.STIM=NOD.HAME; VIC=MODUL.DULL(M); MT=VIC; STID.LTTM=VIC;</pre>
1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	<pre>SFARS=SF; STID.NAII=NULL; STID.ULI=NULL; STID.ULD=NULL; STID.LID=NULL; STID.LIN=BOST(IP) ->PROP.NAME; STID.LIN=BOST(IP) =>PROP.NAME; IF (SEAN=NULL) THEN GO TO REAL: IF (SEAN=NULL) THEN GO TO REAL: IF (SEAN=>NODE.IPO=1) THEN GO TO HANE; APT=SEAN; APT=SEAN; APT=SEAN; NODE.LINT=NODE.LINT+1; SIPRRA=NODE.LINT+1; SIPRRA=NODE.LINT+1; SIPRRA=NODE.LINT: IF (SIERRA=NULL) THEN NOOF.LID=SEAPS; ELSE GO TO ZEAL; GO TO VEAL; DANA: DIRO=MOD.RINO; ALLOCATE STID: STID.TIPO=3; SEARS=SD; STID.STIN=MOD.NAME; VIC=MODUL.DULL(M); MT=VIC; STID.LITM=VIC; PUT EDIT('NESTID=',STID.STIM)</pre>
1274 1275 1275 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1296 1294 1295 1297 1298 1299 1290		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	<pre>SFARS=SF; STID.NAII=NULL; STID.ULI=NULL; STID.ULD=NULL; STID.LID=NULL; STID.LIN=BOST(IP) ->PROP.NAME; STID.LIN=BOST(IP) =>PROP.NAME; IF (SEAN=NULL) THEN GO TO REAL: IF (SEAN=NULL) THEN GO TO REAL: IF (SEAN=>NODE.IPO=1) THEN GO TO HANE; APT=SEAN; APT=SEAN; APT=SEAN; NODE.LINT=NODE.LINT+1; SIPRRA=NODE.LINT+1; SIPRRA=NODE.LINT+1; SIPRRA=NODE.LINT: IF (SIERRA=NULL) THEN NOOF.LID=SEAPS; ELSE GO TO ZEAL; GO TO VEAL; DANA: DIRO=MOD.RINO; ALLOCATE STID: STID.TIPO=3; SEARS=SD; STID.STIN=MOD.NAME; VIC=MODUL.DULL(M); MT=VIC; STID.LITM=VIC; PUT EDIT('NESTID=',STID.STIM)</pre>
1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	<pre>SPARS=SF; STID.NAII=NULL; STID.WHIP=NULL; STID.SIM=BOST(IR)->PROP.NAME; STID.LID=NULL; IF (SFAN=NULL) THEN GO TO REAL; IF (SFAN=NULL) THEN GO TO REAL; IF (SFAN=NULL) THEN GO TO HANE; APT=SEAN; APT=SEAN; GO TO REAP; HANE: NT=SEAN; MODE.LIMT=NODE.LIMT+1; SIPRRA=NODE.LID; IF (SIERRA=NULL) THEN NODF.LID=SEARS; ELSE GO TO ZEAL; GO TO VEAL; DANA: DIRO=NOD.RIMO; ALLOCATE STID; STID.TIPO=3; SEARS=SD; STID.STIM=NOD.HAME; VIC=MODUL.DULL(M); MT=VIC; STID.LTTM=VIC;</pre>

177

and the second second

.

1301 1302 1303 1304 1305 1306 1307 1308 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320	2 1 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	<pre>STID.LID=NULL; IF (SFAN=NULL) THEN GO TO REAL; DO NAL=1 TO DIRO; LAD=VIC->MOD.WHIP(NAL); IF (LAD=VIC) THEN GO TO CUTO; CALL TRAVEL(LAD,SFARS,VIC); CITO: LAD=VIC->MOD.NAIL(NAL); IF (LAD=VIC) THEN GO TO RITO; CALL TRAPFL (LAD,SEARS,VIC); RITO: END; SD=SEARS; DO K=1 TO DIRO; IF (MOD.WHIP(K)=VIC) THEN STID.WHIP(K)=SD; BLSE STID.WHIP(K)=MOD.WHIP(K); IF MOD.NAIL(K)=VIC THEN STID.NAIL(K)=SD; ELSE STID.NAIL(K)=MOD.NAIL(K); END; NT=SEAN; NODE.LIND=NODE.LIMD+1; NODE.NEST=NOCE.NEST+MOD.WEST+1; </pre>
1321 1322 1323 1324 1325 1326 1327 1328 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1345 1345	2 1 2 1 2 2 1 2 2 2 2 2 2 2 2 2 1 1 2 2 2 2 2 2 2 2 2 1 1 2 2 2 2 2 2 2	<pre>SIERRA=NODE.LID; IF (SIERRA=NULL) THEN NODE.LID=SEARS; ELSE GO TO ZEAL; GO TO VEAL; ZEAL: DO WHILE (SIERRA==NULL); TIERRA=SIERRA; SIERBA=SIERRA; GO TO VEAL; VEAL: A=NODE.GIN; DO J=1 TO A; IF (NODE.SPIT(J)=CAT) THEN GO TO FRED; END; PRED: NODE.SPIT(J)=NULL; NODE.GINT=NODE.GINT-1; IF (NODE.GINT=0) THEN GO TO REAP; FELD(MO)=SEAN; MO=MO+1; GO TO REAP: REAL: STORK=>PROP.ROOT=NULL; FLAG=0; REAP: FND; BUM=MO-1; ALLOCATE OLM(BUM); DO I=1 TO BUM; CONTAULIONE, SIEN; DO I=1 TO BUM; DO I= 1 TO POLATINE NODE.LID=SEARS; DO I=1 TO BUM; DO I=1 TO DO I=1 TO BUM; DO I=1 TO POLE AND THE POLE</pre>
1347 1348 1349 1350 1351	2 1 2 1 2 0 2 0 2 0 2 0	OLM(I)=FELD(I); END: FREE FELD; BETURN; END MODULA;

.

.

The set of statements following label HANA create PROP structures which represent simple gate modules. Variables PROP. NAME, PROP.VALUE, PROP.LIM, PROP.MIM, PROP.TIL, PROP.TIM and PROP.PIM have the same meaning and are therefore assigned the same values formerly associated with the MOD structure for the gate i.e.,

PROP.NAME = MOD.NAME

 $PROP.PIM(J) = MOD.PIM(J)(J = 1, 2, \dots, MIM)$

etc.

(PROP.TIPO = 5 for all PROP structures)

In the numerical evaluation to be performed later by PL-MOD, modular occurrence probabilities and Vesely-Fussell importances will be computed. These values shall be stored for each PROP structure in PROP.REL(L) and PROP.REL(2) (thus parameter DEL must be set equal to 2).

Pointer variable PROP.HOST is only needed to attach to a parent gate the Boolean vector representation for its higher order symmetric or asymmetric structure. Therefore, PROP.HOST= NULL for the case of simple gate modules.

Inspection of the DO loop (DO CAP = 1 TO LIRO;) used to test if a MOD structure represents a higher order module or a nested module, reveals that nested modules are handled by the set of statements following label DANA.MOD structures representing nested modules may not be immediately freed. Therefore for this case the STID structure created locates a MOD structure and it contains the WHIP and NAIL interconnections which were passed on by MOD to the STID structure. Both higher order modules and explicitly symmetric modules are handled by the statements following label CANA. However this is done only after they were previously processed by BOOLEAN or SYMM respectively.

In all cases, whether the STID represents a PROP structure (simple gate module, or higher order parent module) or a MOD structure (nested module), it is attached as a pseudo-component to its node root (SEAN = CAT+NODE.ROOT). This therefore results in a decrease in the number of gates which are input to the nodes which are roots to the modularized gates (FRED: NODE. SPIT(J) = NULL; NODE.GINT = NODE.GINT-1;). Hence a number of new gateless nodes (OLM(BUM)) will be found to which procedures COALESCE and MODULA may be then applied.

III.9 BOOLEAN and SYMM

III.9.1. Description of Higher Order Modules by Means of PROP, PER and VECTOR Structures.

In its final form the modular structure for a fault tree will be given by a set of PROP structures each of them containing a set of basic events (free leaf and replicate leaf components) and proper modules (PROP structures) as inputs.

For the case of simple modular gates (Figure 3.23) each input holds the same structural relation to its gate operator. Therefore a listing of the inputs to the PROP structure together with the gate operator (AND,OR) coupling the inputs, will completely define the module. Thus, the PROP structure

1 PROP BASED (PT_{14}) , 2 TIPO = 5, 2 REZ = 2, 2 ROOT = PT_{15} , 2 NAME = 14, 2 VALUE = 2, 2 LIM = 2, 2 MIM = 3, 2 HOST = NULL, 2 REL(2) FLOAT, 2 TIM(1) = 10, TIL(2) = 11, 2 TIM(1) = 13, TIM(2) = 12, TIM(3) = 11, 2 TIM(1) = PT_{13}, PIM(2) = PT_{12}, PIM(3) = PT_{11}; uniquely defines module $M_{14} = \{C_{10}, C_{11}, M_{11}, M_{12}, M_{13}; U\}$, with




FIGURE 3.23 SIMPLE GATE MODULE




FIGURE 3.24 HIGHER ORDER MODULE

module M_{14} included as an input to module M_{15} .

However, for the case of a higher order modular gate, all its inputs do not hold the same relation with the parent gate operator. Thus, consider the higher order modulae shown in Figure 3.24 (the pressure tank fault tree example shall later be shown to have a structure similar to that of Figure 3.24). Because of the appearance of replicated input r_1 in gates Gl and G5, gates G 1, G4 and G5 do not correspond to simple gate modules representable by a PROP structure. Instead, each of these gates can be seen to be composed of a proper and an improper part

		Proper	Part	Improper	Part
Parent	Gate	Gl	Ma	r ₁ , G ₄	
Nested	Gate	G4	м _ъ	G ₅	
Nested	Gate	G5	Mc	r _l	

The higher order module representing this fault tree may now be constructed by taking the proper part for each gate in the structure, as well as the replicated events which provide for the interdependencyamong the gates, i.e.,

 $\theta G_1 = \sigma(r_1, M_1, M_4, M_5)$

where M_{i} denotes the proper part for each of the gates in the higher order module. Hence $M_{1} = M_{a}$, $M_{4} = M_{b}$, $M_{5} = M_{c}$.

The Boolean vector describing the minimal cut-set composition for the higher order module will then be

 $\chi^{B} = (y_{r_{1}}, y_{M_{1}}, y_{M_{4}}, y_{M_{5}})$ and as a result the minimal cut-sets will be represented by

 $S_1 = (0, 1, 0, 0)$ $S_2 = (1, 0, 0, 0)$ $S_3 = (0, 0, 1, 1)$

From this it follows that a higher order module may be described by a set of PROP structures associated with the proper part of the parent and nested module gates, together with a set of replicated events and a series of Boolean vectors denoting each of the minimal cut-sets for the module.

The approach taken by the procedures BOOLEAN and SYMM is to attach this minimal cut-set information to the PROP structure associated with the parent gate(Pointer variable PROP.HOST is used for this purpose). Thus, for the example given in Figure 3.24, the parent gate Gl is represented by a $PROP_1$ structure containing information on its proper part M_1 . In addition a structure PER will be attached to $PROP_1$ containing the information on the structural composition of the higher order module whose parent gate is Gl, that is, $PROP_1$.HOST = PR_1 , with PR locating a based structure PER.

Structure PER has the following composition

1 PER BASED (PR),

2 REZ FIXED BINARY,

2 HECTOR POINTER,

2 DEXTER POINTER,

2 RAM FIXED BINARY,

2 REL(DEL REFER (PER.REZ)) FLOAT,

2 TAR (NUM REFER(PER.RAM)) FIXED,

2 KIM (WEST REFER (PER.LEAL)) POINTER,

2 JIM (WEST REFER(PER.LEAL)) FIXED;

The variables contained on PER are defined as follows: <u>PER.REZ</u> dimensions array PER.REL which is used to store the reliability and importance information for the higher order module (normally DEL = $2 \Rightarrow$ PER.REZ = 2).

<u>PER.HECTOR</u> is the pointer locating the list of VECTOR structures each defining a minimal cut-set for the higher order module.

VECTOR structures are defined by

1 VECTOR BASED (VT),

2 LORO FIXED BINARY,

2 FLOOR POINTER,

2 COMP BIT (LARG REFER (VECTOR.LORO));

The set of minimal cut-sets are then attached by PER.HECTOR = VT_1 , VT_1 + VECTOR.FLOOR = VT_2 ,..., VT_n + VECTOR.FLOOR = NULL. With VECTOR.COMP holding the Boolean bit-string representation for a minimal cut-set.

<u>PER.DEXTER</u> is a pointer locating a structure QER derived by procedure IMPORTANCE (see sections 3.15 and 3.16).

<u>PER.RAM</u> dimensions array PER.TAR which stores the number of variables identifying each of the replicated event inputs to the higher order module.

<u>PER.LEAL</u> dimensions arrays PER.KIM and PER.JIM, PER.LEAL equals the total number of nested modules in the domain of the parent gate.

PER.KIM contains the pointer locating the PROP structures

associated with each nested module, while PER.JIM contains the number variable identifying the structure (i.e., PER.KIM(I) + PROP.NAME = PER.JIM(I), I = k,2,...,PER.LEAL).

Thus, the PER and VECTOR structures describing the higher order modular structure of Figure 3.24 are

> 1 PER BASED (PR = PT_1), 2 REZ = 2,2 HECTOR = VT_1 , 2 DEXTER POINTER, 2 RAM = 1,2 LEAL = 2,2 REL(2) FLOAT, 2 TAR(1) = 20001, $2 \text{ KIM}(4) = \text{PT}_4, \text{ KIM}(2) = \text{PT}_5,$ 2 JIM(1) = 4, JIM(2) = 5;1 VECTOR BASED (VT,) 2 LORO = 4, 2 FLOOR = VT_2 , 2 COMP = 10100'B;1 VECTOR BASED (VT₂), 2 LORO = 4, $2 \text{ FLOOR} = \text{VT}_3$ 2 COMP = '1000'B;1 VECTOR BASED (UT₃), 2 LORO = 4,2 FLOOR = NULL,2 COMP = '0011'B;


(With PT_1 , PT_4 and PT_5 locating the PROP structures corresponding to gates Gl, G4 and G5.)

III.9.2. Procedure SYMM

When a fault tree diagram explicitly includes a symmetric higher order module, procedure SYMM will be used to generate its Boolean vector representation. A restriction imposed by PL-MOD is that the inputs to the symmetric gate be either non-replicated basic events or modules (Figure 3.25).

Before procedure SYMM is called, the PROP and PER structure associated with the symmetric gate are created by a set of statements following label RED.

1133	2	1	RED: NUB-AOD.LIN:
1134	2	1	IF (NUB=1 & MOD.TIL(1)=0) THEN NUM=0;
1135	222222	1	ELSE NUH=NUD;
1136	2	1	WEST=nod.him:
1137	2	1	IF (WEST#1 & HOD.PIN(1)=NILL) THEN NEZT=0;
1138	2	1	ELSR NEZT=WEST;
1139	2	1	ALLOCATE PER;
1140		1	PTR. TAR=MOD. TIL:
1141	222	1	PER.KIN=HOD.PIN:
1142	2	1	PPR.JIT= NOD. TIN:
1143	2	1	LOST=PF;
1144	22	i	LILE=1;
1145		1	LINE=1:
1746	2	• 1 -	ALLOCATE PROP;
1147	2	1	PROP.TIPO=5;
1148	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1	IB=ID+1;
1149	2	1	STORK=PT;
1150	2	1	BOST (IR) =STORK;
1 15 1	- 2	1	DO L=1 TO MEST:
1152	2 2 2 2	2 2	AT=PFE.KIM(L);
1153	2	2	IF (AT-=NULL) THEN AT->PROP. ROOT=STORK;
1154		2	END:
1155	2	1	PROP.NANE=NOD.NANE:
1156	2	1	PROP. VALUE=HOD. VALUE:
1157	- 4	1	PROP.TIL=0;
1158	2	1	PROP.TTN=0;
1159	2	1.	PROP.PIN=NULL:
1160	2	1	PUT EDIT ('SYAN MODULE NAMES', PROP. NAME, TOAT THE
			PROP. VALUE) (SKIP (2), A (17), F (5), X (7), A (6), F (5))
1161	2	1	PROP.HOST=LOST:
1152	2	1	LARG=NUN+NEZT:
1163	2	1	KAT= (PROP. VALUE-LARG) /100;
1164	2	1	CALL STAR:



 $(\mathbf{r} + \mathbf{s} = \mathbf{n})$

FIGURE 3.25

EXPLICITLY SYMMETRIC MODULAR GATE

1165	2	- 1	Lost->hrctor=queen;
1166	2	1	PUT EDIT ('DEP COMPS=') (SRIP(1), A(10));
1167	2	1	PUT LIST (PER. TAR);
1168	2	1	PUT EDIT ('DEP GODS=') (SKIP(1), A(9)):
1169	2	1	FUT LIST (PER.JIN) :
1170	2	1	PUT EDIT ('HIHIMAL CHT SETS') (SKIP(2), X(12), A(16));
1171	2	1	VIT=PER. HECTOR:
1172	2	1	DO WHILE (VIC-=NULL) :
1173	2	2	VIC=VIT:
1174	2	2	PUT EDIT (VIC->COMP) (SKIP(1), P);
1175	2	2	VIT=VIC->FLOOR:
1175	2	2	END:
1177	2	1	GO TO CANA;

It should be noticed here that for a symmetric gate, the role played by its free leaf inputs corresponds to that of the replicated inputs for a higher order module since

PER.TAR(1) = MOD.TIL(1) I = 1,...,MOD.LIM At the same time its modular inputs (MOD.TIM(J)) will play the role which corresponds to the nested gate PROP structures for a higher order module since

PER.KIM(J) = MOD.PIM(J) J = 1,...,MOD.MIM
PER.PIM(J) = MOD.TIM(J)

As a result the PROP structure associated with a symmetric gate will have no direct inputs (PROP.TIL = 0, PROP. TIM = 0).

For the pressure tank fault tree example gate G9 is a 2-out of-3 symmetric gate. Its MOD structure was given in section III.8 as

1 MOD BASED (MT₂)
2 TIPO = 4,
2 NAME = 9
2 VALUE = 203,

2 NEST = 0, 2 LIM = 3, 2 RIM = 1, 2 RIMO = 0, 2 MID = 1, 2 NAIL(1) = NULL, 2 WHIP(1) = NULL, 2 WHIP(1) = NULL, 2 TIR(1) = 0, 2 PID(1) = NULL, 2 TID(1) = 0, 2 PIM(1) = NULL, 2 TIM(1) = 0 2 TIL(1) = 11, TIL(12), TIL(13) = 13;

So for this particular example the Boolean state vector include no modular inputs (since MOD.TIM = 0) but only basic component events (MOD.TIL(1), I = 1, 2, 3).

The PROP and PER structure associated with gate G9 are

2 REL(2) FLOAT, 2 TIL(1) = 0, 2 TIM(1) = 0, 2 PIM(1) = NULL;

(PROP.ROOT will later be assigned the pointer locating the PROP structure for gate G4.)

1 PER BASED (PR₁)
2 REZ = 2,
2 HECTOR POINTER,
2 DEXTER POINTER,
2 RAM = 3,
2 LEAL = 1,
2 REL(2) FLOAT,
2 TAR(1) = 11, TAR(2) = 12, TAR(3) = 13,
2 KIM(1) = NULL,
2 JIM(1) = 0;

Procedure SYMM, outlined by the statements given below, will generate the set of VECTOR structures for a symmetric gate given the values of LARG = NUM +NEZT and KAY = (PROP.VALUE -LARG)/100.

			/*	SYMMETRIC	GATES	*/
1178	2	1	STAM: PROC:			·
1179	3	1	ALLOCATE SO	£;		
1 18 0	3	1	A LLOCA TE	TOD;		
1181	3	1	ALLOCATE V	ECTOR ;		
1182	3	1	QUEEN=VT;			
1183	3	1	SOF=REPEAT	("0"B, LARG);		
1184	3	1	SUBSTR (SOP,	LARG, 1) = 1 118;		
1195	3	1	VECTOR.COMP	= SOF;		
1186	3	1	LADY=VT:			
1187	3 -	1 -	DO I=1 TO	LARG-3 ;		
1188	3	2	ALLOCATE V	ECTOR;		
1139	3	2	LADT->FLOOR	=VT;		
1 19 0	3	2	L A DY=V T:			

1191	3	2	SOF=REPEAT('O'E, LARG):
1192	3	2.	SUDSTR(SOP, LARG-I, 1) = '1'B;
1193	3	2	VECTUR.COMP=SOF:
1194	3	2	END:
1 1 9 5	3	1	ALLOCATE VECTOR:
1196	3	1	LADY->FLOOR=VT:
1197	3	1	VECTOR. PLOOR=NULL:
1198	3	1	SOF=REPEAT (*O'B, LARG) :
1179	3	1	SUB STR (SOF, 2, 1) = 1 1'B;
1200	3	1	VECTOR.COMP=SOF:
			•

Up to here, SYMM has created a set of LARG-1 vectors which contain a single 'l' bit component. Consider for example a 3-out of-5 symmetric gate, then PROP.VALUE = 305, LARG = 5 => KAY = 3 and the vectors created are

1 VECTOR BASED (VT₁),
2 LORO = 5,
2 FLOOR = VT₂,
2 COMP = '00001'B;

 $(QUEEN = VT_1)$

1 VECTOR BASED (VT₂), 2 LORO = 5, 2 FLOOR = VT₃, 2 COMP = '00010'B; 1 VECTOR BASED (VT₃), 2 LORO = 5, 2 FLOOR = VT₄ 2 COMP = '00100'B; 1 VECTOR BASED (VT₄) 2 LORO = 5, 2 FLOOR = NULL, 2 COMP = '01000' B;

The minimal cut-sets for the 3- out of -5 gate are then found

by adding 'l' bits in any position to the left of the place where the first 'l' bit is found, and by successively repeating this operation KAY-l times requiring that each final vector include a total of KAY (=3) bits

Initial Vect	tors	10000	1'	В		
		10001				
		100100	01.	В		
		'0100	0 !	В		
Vectors Afte	er 1st					
Iteration		'0001	1'	В		
		'0010	1'	в		
		'0100	1'	в		
		'('1000]	L'	B)	Cancelled	out
		'00110) †	В		
		101010) '	В		
		('10010)'	B)	Cancelled	out
		'01100) ' .	В		
		('10100) '	B)	Cancelled	out
		('11000	, ,	B)	Cancelled	out

Minimal cut-set vectors found after 2nd iteration

'00111' B '01011' B '10011' B '01101' B

'11001' B '01110' B '10110' B '11010' B '11100' B

The following DO loop performs this operation (function INDEX (VECTOR.COMP, '1'B) yields the number location for the first element of the string matching substring '1'B, e.g., INDEX ('01101' B, '1'B) = 2).

	1201	-	•		
	1201	3	1 2		DO $I=2$ TO KAY;
	1203				LADY =QUEEN;
		3	2		DO WHILF (LADY-=NULL);
	1204	3	3	ST1:	VT=LADV;
	1205	3	3		J=INDEX (VECTOP.COMP, '1'B);
	1206	3	3		IF J=1 THEN DO;
	1207	3	4		IF LADY=QUEEN THEN DO;
	1208	3	5		QUEEN=LADY->FLOOR:
	1209	5	5		FREE VECTOR:
	1210	3	5		LADY=QUEEN;
	1211	3	5		END;
	1212	3	4		ELSE DO;
	1213	3	5		MOAN->FLOOR=LABY->FLOOP;
	1214	3	5		FRRE VECTOR;
	1215	3	5		LADY=MOAN->FLOOR;
	1216		5		END;
	1217	3	4		END;
	1218	3	3		ELSE DO:
	1219	3	4		Ton=vfcTor.comp;
	1220	3	4		DO L=1 TO J-1;
	1221	3 3 3 3 3	5 5 5 5		ALLOCATE VECTOR;
	1222	3	5		IF L=1 THEN KING=VT;
	1223	3	5		ELSE PAWN->FLOOR=VT;
	1224	3	5		SOZ=REPEAT(*O*B, LARG);
	1225	3	5		SURSTR (SOF, L, 1) = ' 1'B;
	1226	3	5 5		VECTOR .COMP=SOF TOD;
	1227	3	5		PAWN=VT:
-	1228	3	5		PANN->PLOOR=NULL:
	1229	3	Ŝ		END
	1230	3	4		IF LADY=QUEEN THEN DO:
	1231	3	5		QUREN =KING:
	1232	3	5 5 5 5		PAWN->FLOOR=LADY->FLOOR;
	1233	3	5		MOAN=PAWN:
	12.34	3	5		LADY=PANN->FLOOR:
	1235	3 3 3 3 3 3 3 3 3 3 3	5		END:
	1236	3	4		ELSE DO:
	1237	1	5		MOAN->FLOOR=KING:
	1238	3	Ś		PAWN->PLOOR=LADY->PLOOR;
	1239	3 3	5 5		MOAN=PAWN:
	1237	د	ر د		UUAN-FAWA:

1240	3	5	LADY	=PAWN->FLC	0.0.0		
1241	3	5	END:				
1242	3	. 4	END				
1243	3	3	END				
1244	· 3	2	END:				
1245	. 3	1		SOF:			
1246	3	1		TOD			
1247	3	1	END	STMM:			
			. /*	ENO	OF	SYMMETRIC	+/

For the pressure tank fault tree, procedure SYMM will thus yield the following vectors associated with gate G9.

1 VECTOR (VT_1) , 2 LORO = 3, 2 FLOOR = VT_2 , 2 COMP = '011' B; 1 VECTOR (VT_2) , 2 LORO = 3, 2 FLOOR = VT_3 , 2 COMP = '101'B; 1 VECTOR (VT_3) , 2 LORO = 3, 2 FLOOR = NULL, 2 COMP = '110' B; with $PR_1 \rightarrow PER.HECTOR = VT_1$.


III.9.3. Procedure BOOLEAN

The generation of a Boolean vector representation for a higher order module, composed of a set of replicated events and nested modules, is a quite complicated task as compared with that of finding a Boolean representation for an explicitly symmetric gate. PL-MOD's capability of handling higher order symmetric gates (Figure 3.26) in an explicit fashion is therefore a very desirable feature, since considerable savings will result by using this option for the analysis of systems containing a large number of symmetric redundencies.


In general, however, fault trees will be composed of higher order modules whose structural composition needs to be found. For these cases it will be necessary to call upon BOOLEAN to generate a minimal cut-set representation for the higher order module.


Consider the pressure tank fault tree example. Up to this point it has been shown how PL-MOD internally represents gate G9 as a PROP structure ($PT_1 \rightarrow PROP$) and gate G5 as a nested MOD structure (MT_1^+MOD). The following set of internal transformations still need to be performed by PL-MOD before the modularization for the full tree has been completed:


(a) G5 and G9 become nested module (MOD) and proper module (PROP) entries to a MOD structure associated with G4



IMPLICIT FORM








SYMMETRIC HIGHER ORDER MODULES

2 MID = 1, 2 NAIL(1) = SPINE(3), NAIL(2) = MT₃, 2 WHIP(1) = MT₃, WHIP(2) = APT₁, 2 TIR(1) = 0, 2 PID(1) = MT₁, 2 TID(1) = MT₁, 2 TID(1) = 5, 2 PIM(1) = PT₁, 2 TIM(1) = 9, 2 TIL(1) = 0;

Since MOD.NAIL(I) = MT_3 is not satisfied for I = 1, then gate G4 does not correspond to a higher order module, so structures $MT_1 \xrightarrow{+}MOD$ (given in section III.8) and $MT \xrightarrow{+}MOD$ must be kept in the same form until the parent gate for the higher order module to which they belong is found (Figure 3.27).

(b) G3 will become a gateless node once G4 is attached to it as a STID structure. Furthermore, since gates G1, G2 and G3 are all of the same type, procedure COALESCE will collapse them together (Figure 3.28). The NODE structure representing G1 will then be given by


> 1 NODE BASED (VT = SPINE(1)), 2 TIPO = 1, 2 NAME = 1, 2 VALVE = 2, 2 GINT = 0, 2 LILT = 4, 2 LIRT = 1,






.

PRESSURE TANK FAULT TREE WITH GATES G4,G5,G9 MODULARIZED





PRESSURE TANK FAULT TREE WITH GATES G4, G5 AND G9 MODULARIZED AND GATES G1, G2, G3 COALESCED

2 LIMD = 1,2 LIMT = 0, 2 NEST = 2,2 WHIZ = 1,2 ROOT = NULL,2 LIP = ST_{μ} , $2 \text{ LID} = \text{SD}_2$ 2 GIN = 1,2 LIL = 2,2 DIR = 1,2 NAIL(1) = NULL,2 WHIP(1) = NULL,2 TIR(1) = 0, 2 SPIT(1) = NULL,2 TIL(1) = 1, TIL(2) = 2;

And the set of STIP and STID structures attached to the NODE are

> 1 STIP BASED (ST₄), (Represents gate G2) 2 TIPO = 2,2 LIP = ST_5 , 2 DIL = 1,2 DIR = 1,2 NAIL(1) = NULL,2 WHIP(1) = NULL,2 TIR(1) = 0, 2 TIL(1) = 3;

1 STIP BASED (ST₅), (Represents Gate G3) 2 TIPO = 2,2 LIP = NULL, 2 DIL = 1, 2 DIR = 1, $2 \text{ NAIL}(1) = ST_5,$ 2 WHIP(1) = SD_2 , 2 TIR(1) = 30001,2 TIL(1) = 4;1 STID BASED(SD₂), (Represents Gate G4) 2 TIPO = 3,2 LID = NULL, 2 STIM = 4, 2 LTIM = MT_3 , 2 DIR = 2,2 NAIL(1) = ST_5 , NAIL(2) = SD_2 , 2 WHIP(1) = SD_2 , WHIP(2) = APT_1 ,

(c) Brocedure MODULA will then create a MOD structure to represent SPINE(1) NODE including its attached STID and STIP structures

MOD BASED (MT₄),
 TIPO = 4,
 NAME = 1,
 VALUE = 2,
 NEST = 2,

2 LIM = 4, 2 RIM = 1, 2 RIMO = 3, 2 MIM = 1, 2 MID = 1, 2 NAIL(1) = MT₄, NAIL(2) = MT₄, NAIL(3) = MT₄, 2 WHIP(1) = MT₄, WHIP(2) = MT₄, WHIP(3) = APT₁, 2 TIR(1) = 30001, 2 PID(1) = MT₃, 2 TID(1) = 4, 2 TID(1) = 4, 2 TIM(1) = 0, 2 TIL(1) = 1, TIL(2) = 2, TIL(3) = 3, TIL(4) = 4,

Inspection of the MOD structure shows that the criterion

 $(I = 1,2,3) \qquad MOD.NAIL(I) = MT_{4}$ $MOD.WHIP(I) = MT_{4} \text{ or } APT_{7}$

is met. There-


fore BOOLEAN must derive a representation for the higher order module associated with $MT_{li} \rightarrow MOD$.

Procedure BOOLEAN starts off by creating the PROP structures associated with the parent gate and each nested gate, as well as the PER structure containing the structural information for the higher order module

			/* ROOLFAN SUBPONTINE*/
626	2	1	(CHECK (FEST, LEG, EST, LOG, MEG, LARG, B1, FOY, B3, C1, C2
			FOG, XOD, C1C, XOG, C1Z, C2M, C2Z, KOF, KOD, TOD, DOTT,
			MICS, SPU4)):
			BOOLEAN: PROC:
627	3	1	PUT SKIP LIST ('BOOLEAN HAS BREN CALLED');
628	3	1	NT=NOOUL. DULL (M);
629	3	1	WEST=MOD. NEST:
630	3	i	JRST=KEST+1:
631	ž	+	NOB-RAN:
632	3	i	
633	3	1	ALLOCATE PEB;
634	3	1	PEB. TAR=PIT;
635	3	i	PREE PUT;
636	3	1	LOST=PR;
637	3	1	ALLOCATP PEN;
638	3	1	PROST=PN;
639	3	1	LILE=HOD.LIN;
640	3	1	LINF=NOD.MIN;
641			ALLOCATE PROP;
	3	1	PROP.TIPO=5;
642	3	1	IB=IR+1;
643	3	1	STORK=PT:
644	3	1	BOST (IB) = STORK;
645	3	1	PROP.NAMP=HOD.NAME;
646	3	1	PROP.YALUE=BOD.VALUE;
647	3	1	PROP.TIL=MOD.TIL:
648	3	1	PROP.TIM=NOD.TIM;
649	3	1	PROP.PIM=MOD.PIM;
650	3	1	PUT EDIT ('PARENT MODULE NAME=', PROP. NAME, 'VALUE=',
			PROP. VALUE, 'NUM LEAP INPE', PROP.LIM, 'NUM MOD THESE PROD HTML
			PROP. VALUE, 'NUM LEAP INPE', PROP.LIM, 'NUM MOD THESE PROD HTML
			PROP. VALUE, 'NUM LEAP INP=', PROP. LIM, 'NUM MOD INP=', PROP. NIN) (SKIP (2), λ (19), P (5), χ (2), λ (6), P (5), χ (2), λ (13), P (5), χ (2), λ (12),
651	3	1	PROP. VALUE, 'NUM LEAP INPE', PROP.LIM, 'NUM MOD THESE PROD HTML
	-		PROP. VALUE, 'NUM LEAP INP=', PROP.LIM, 'NUM MOD INP=', PROP. HIM) (SKIP(2), $A(19)$, $P(5)$, $X(2)$, $A(6)$, $P(5)$, $X(2)$, $A(13)$, $P(5)$, $X(2)$, $A(17)$, PUT EDIT ('LEAP INS=') (SKIP(1), $A(9)$); (5))
652	3	1	PROP.VALUE, 'NUM LEAP INP=', PROP.LIM, 'NUM MOD INP=', PROP.HIN) (SKIP(2), λ(19), P(5), X(2), λ(6), F(5), X(2), λ(13), P(5), X(2), λ(12), PUT EDIT ('LEAP INS=') (SKIP(1), λ(9)); PUT LIST(PROP.TIL);
652 653	3	1 1	<pre>PROP.VALUE, 'NUM LEAP INP=', PROP.LIM, 'NUM MOD INP=', PROP.HIN) (SKIP(2), A (19), P (5), X (2), A (6), P (5), X (2), A (13), P (5), X (2), A (12), PUT EDIT ('LEAP INS=') (SKIP(1), A (9)): PUT LIST(PROP.TIL); PUT EDIT ('MOD INS=') (SKIP(1), A (8)):</pre>
652 653 654	3 3 3	1 1 1	<pre>PROP.VALUE, 'NUM LEAP INP=', PROP.LIM, 'NUM MOD INP=', PROP.HIN) (SKIP(2), λ(19), P(5), X(2), λ(6), F(5), X(2), λ(13), P(5), X(2), λ(12), PUT EDIT ('LEAP INS=') (SKIP(1), λ(9)); PUT LIST(PROP.TIL); PUT EDIT('MOD INS=') (SKIP(1), λ(8)); PUT LIST(PROP.TIM);</pre>
652 653 654 655	3 3 3 3	1 1 1 1	<pre>PROP.VALUE, 'NUM LEAP INP=', PROP.LIM, 'NUM MOD INP=', PROP.HIN) (SKIP(2), A (19), P (5), X (2), A (6), F (5), X (2), A (13), P (5), X (2), A (12), PUT EDIT ('LEAP INS=') (SKIP(1), A (9)); PUT LIST(PROP.TIL); PUT EDIT ('MOD INS=') (SKIP(1), A (8)); PUT LIST(PROP.TIM); PROP.HOST=LOST;</pre>
652 653 654 655 656	3 3 3 3 3 3 3	1 1 1 1 1	<pre>PROP.VALUE, 'NUM LEAP INP=', PROP.LIM, 'NUM MOD INP=', PROP.HIN) (SKIP(2), A(19), P(5), X(2), A(6), F(5), X(2), A(13), P(5), X(2), A(12), PUT EDIT ('LEAP INS=') (SKIP(1), A(9)); PUT LIST(PROP.TIL); PUT EDIT ('MOD INS=') (SKIP(1), A(8)); PUT LIST(PROP.TIM); PROP.HOST=LOST; POG=MOD.MID;</pre>
652 653 654 655 656 657	3 3 3 3 3 3 3	1 1 1 1 1 1	<pre>PROP.VALUE, 'NUM LEAP INP=', PROP.LIM, 'NUM MOD INP=', PROP.HIM) (SKIP(2),A(19),F(5),X(2),A(6),F(5),X(2),A(13),F(5),X(2),A(17), PUT EDIT ('LEAP INS=') (SKIP(1), A(9)); PUT LIST(PROP.TIL); PUT EDIT('MOD INS=') (SKIP(1),A(8)); PUT LIST(PROP.TIM); PROP.HOST=LOST; FOG=MOD.MID; DO I=1 TO FOG;</pre>
652 653 654 655 656 657 658	3 3 3 3 3 3 3 3 3 3 3	1 1 1 1 1 2	<pre>PROP.VALUE, 'NUM LEAP INP=', PROP.LIM, 'NUM MOD INP=', PROP.HIM) (SKIP(2),A(19),F(5),X(2),A(6),F(5),X(2),A(13),F(5),X(2),A(17), PUT EDIT ('LEAP INS=') (SKIP(1), A(9)); PUT LIST(PROP.TIL); PUT EDIT('MOD INS=') (SKIP(1),A(8)); PUT LIST(PROP.TIM); PROP.HOST=LOST; POG=MOD.MID; DO I=1 TO FOG; PEN.KIN(I)=MOD.PID(I);</pre>
652 653 654 655 656 657 658 659	3333333	1 1 1 1 1 2 2	<pre>PROP.VALUE, 'NUM LEAP INP=', PROP.LIM, 'NUM MOD INP=', PROP.HIM) (SKIP(2),A(19),F(5),X(2),A(6),F(5),X(2),A(13),F(5),X(2),A(17), PUT EDIT ('LEAP INS=') (SKIP(1), A(9)); PUT LIST(PROP.TIL); PUT EDIT ('MOD INS=') (SKIP(1),A(8)); PUT LIST(PROP.TIM); PROP.HOST=LOST; PGG=MOD.MID; DO I=1 TO FOG; PEN.KIN(I)=MOD.PID(I); PEN.JIN(I)=MOD.TID(I);</pre>
652 653 654 655 656 657 658 659 660	333333333333333333333333333333333333333	1 1 1 1 1 2 2 2	<pre>PROP.VALUE, 'NUM LEAP INP=', PROP.LIM, 'NUM MOD INP=', PROP.HIM) (SKIP(2),A(19),F(5),X(2),A(6),F(5),X(2),A(13),F(5),X(2),A(12), PUT EDIT ('LEAF INS=') (SKIP(1), A(9)); PUT LIST(PROP.TIL); PUT EDIT('MOD INS=') (SKIP(1),A(8)); PUT LIST(PROP.TIM); PROP.HOST=LOST; POG=MOD.MID; DO I=1 TO FOG; PEN.KIN(I)=MOD.PID(I); PEN.JIN(I)=MOD.TID(I); END;</pre>
652 653 654 655 657 658 657 659 660 661	333333333	1 1 1 1 1 2 2 2 1	<pre>PROP.VALUE, 'NUM LEAP INP=', PROP.LIM, 'NUM MOD INP=', PROP.HIM) (SKIP(2),A(19),F(5),X(2),A(6),F(5),X(2),A(13),F(5),X(2),A(12),</pre>
652 653 655 655 655 657 658 659 659 664 2662	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	1 1 1 1 1 2 2 1 1	<pre>PROP.VALUE, 'NUM LEAP INP=', PROP.LIM, 'NUM MOD INP=', PROP.HIM) (SKIP(2),A(19),F(5),X(2),A(6),F(5),X(2),A(13),F(5),X(2),A(12),</pre>
652 653 655 655 655 655 655 655 655 655 655	333333333333333333333333333333333333333	1 1 1 1 1 2 2 1 1 1 1	<pre>PROP.VALUE, 'NUM LEAP INP=', PROP.LIM, 'NUM MOD INP=', PROP.HIM) (SKIP(2),A(19),F(5),X(2),A(6),F(5),X(2),A(13),F(5),X(2),A(12),</pre>
652 6534 6556 6557 6559 6559 6663 6663 6663	333373333333	1 1 1 1 2 2 1 1 1 1	<pre>PROP.VALUE, 'NUM LEAP INP=', PROP.LIM, 'NUM MOD INP=', PROP.MIM) (SKIP(2),A(19),F(5),X(2),A(6),F(5),X(2),A(13),F(5),X(2),A(17),</pre>
653456556789012345 6556789012345 6666666666		1 1 1 1 2 2 2 1 1 1 1	<pre>PROP.VALUE, 'NUM LEAP INP=', PROP.LIM, 'NUM MOD INP=', PROP.HIM) (SKIP(2),A(19),F(5),X(2),A(6),F(5),X(2),A(13),F(5),X(2),A(12), PUT EDIT ('LEAP INS=') (SKIP(1),A(9)); PUT LIST(PROP.TIL); PUT EDIT ('MOD INS=') (SKIP(1),A(8)); PUT LIST(PROP.TIM); PROP.HOST=LOST; PGG=MOD.MID; DO I=1 TO POG; PEN.KIN(I)=MOD.PID(I); PEN.JIN(I)=MOD.TID(I); END; LEG=FOG; ALLOCATE DRUG; FR0G=MOD.PID; ZEG=FOG; GREG=DR;</pre>
6534565567890123456 655567890123456		1 1 1 1 1 2 2 2 1 1 1 1 1 1	<pre>PROP.VALUE, 'NUM LEAP INP=', PROP.LIM, 'NUM MOD INP=', PROP.HIM) (SKIP(2),A(19),F(5),X(2),A(6),F(5),X(2),A(13),F(5),X(2),A(12),</pre>
6534567890123456 655567890123456 666666666666666666666	*****	1 1 1 1 1 2 2 2 1 1 1 1 1 1 1 1	<pre>PROP.VALUE, 'NUM LEAP INP=', PROP.LIM, 'NUM MOD INP=', PROP.HIM) (SKIP(2),A(19),F(5),X(2),A(6),F(5),X(2),A(13),F(5),X(2),A(12),</pre>
653456789012345666666 665556789012345666666 66678	*****	1 1 1 1 1 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1	<pre>PROP.VALUE, 'NUM LEAP INP=', PROP.LIM, 'NUM MOD INP=', PROP.HIM) (SKIP(2),A(19),F(5),X(2),A(6),F(5),X(2),A(13),F(5),X(2),A(12),</pre>
65566556666666666666666666666666666666		1 1 1 1 1 1 2 2 2 1 1 7 1 1 1 1 1 1 1 1	<pre>PROP.VALUE, 'NUM LEAP IN P=', PROP.LIM, 'NUM MOD IN P=', PROP.HIM) (SKIP(2),A(19),F(5),X(2),A(6),F(5),X(2),A(13),F(5),X(2),A(12),</pre>
6555678901234567890 2345678901234567890		11111222111111112	<pre>PROP.VALUE, 'NUM LEAP INP=', PROP.LIM, 'NUM MOD INP=', PROP.MIM) (SKIP(2), A(19), F(5), X(2), A(6), F(5), X(2), A(13), F(5), X(2), A(12), PUT EDIT ('LEAP INS=') (SKIP(1), A(9)); PUT LIST(PROP.TIL); PUT EDIT ('MOD INS=') (SKIP(1), A(8)); PUT LIST(PROP.TIM); PROP.HOST=LOST; POG=MOD.MID; DO I=1 TO FOG; PEN.KIN(I)=MOD.PID(I); PEN.JIN(I)=MOD.PID(I); LEG=FOG; ALLOCATE DRUG; FROG=MOD.PID; ZEG=FOG; GREG=DR; GROG=1; EST=0; DO WHILE (GROG=0); LOG=0;</pre>
6556 6556 6557890 1234567890 1234567890 1234567890 1234567890 1234567890 1	323333333333333333333333333333333333333	111112221111111122	<pre>PROP. VALUE, 'NUM LEAP INP=', PROP.LIM, 'NUM MOD INP=', PROP.MIM) (SKIP(2),A(19),F(5),X(2),A(6),F(5),X(2),A(13),F(5),X(2),A(12),</pre>
65567890123456789012 665777	333333333333333333333333333333333333333	11112221117111223	<pre>PROP. VALUE, 'NUM LEAF INP=', PROP.LIM, 'NUM MOD INP=', PROP.MIM) (SKIP(2),A(19),F(5),X(2),A(6),F(5),X(2),A(13),F(5),X(2),A(12),</pre>
6555678901234567890123	333333333333333333333333333333333333333	1111222111111112233	<pre>PROF. VALUE, 'NUM LEAF INP=', PROP.LIM, 'NUM MOD INP=', PROP.MIM) (SKIP(2),A(19),F(5),X(2),A(6),F(5),X(2),A(13),F(5),X(2),A(12), PUT EDIT ('LEAF INS=') (SKIP(1),A(9)): PUT LIST(PROP.TIL); PUT DIT('MOD INS=') (SKIP(1),A(8)); PUT LIST(PROP.TIM); PROP.HOST=LOST; POG=MOD.MID; DO I=1 TO POG; PEN.KIN(I)=MOD.PID(I); PEN.JIN(I)=MOD.TID(I); END; LEG=FOG; ALLOCATE DRUG; PROG=MOD.PID; ZEG=FOG; GREG=DR; GREG=DR; GREG=DR; DO WHILE (GREG=0); LOG=0; DO K=1 TO MEG; IF (PROG(K)->PID(1)=NULL) THEN PEG=0; ELSE PFG=1;</pre>
65556789012345678901234	323333333333333333333333333333333333333	111112221111111122333	<pre>PROP. VALUE, 'NUM LEAF INP=', PROP.LIM, 'NUM MOD INP=', PROP.MIM) (SKIP(2),A(19),F(5),X(2),A(6),F(5),X(2),A(13),F(5),X(2),A(12),</pre>
6555567890123456789012345	333333333333333333333333333333333333	111111222111111111223333	<pre>PROP. VALUE, 'NUM LEAF INP=', PROP.LIM, 'NUM MOD INP=', PROP. MIM) (SKIP(2), A(19), P(5), X(2), A(6), F(5), X(2), A(13), P(5), X(2), A(12), "(5)) PUT EDIT ('LEAF INS=') (SKIP(1), A(9)): PUT LIST(PROP.TIM): PUT LIST(PROP.TIM): POG=MOD.MID; DO I=1 TO FOG; PEN.KIN(I)=MOD.PID(I): PEN.JIN(I)=MOD.PID(I): LEG=FOG: ALLOCATE DRUG; FROG=MOD.PID; ZIG=FOG; GREG=DR: GREG=DR: GREG=DR: DO WHILE (GROG=0): LOG=0: DO K=1 TO MEG: IF (PROG(K)->PID(1)=NULL) THEN PEG=0: PLASE PFG=1: LOG=LOG+PEG; END;</pre>
65556789012345678901234	323333333333333333333333333333333333333	111112221111111122333	<pre>PROP. VALUE, 'NUM LEAF INP=', PROP.LIM, 'NUM MOD INP=', PROP.MIM) (SKIP(2),A(19),F(5),X(2),A(6),F(5),X(2),A(13),F(5),X(2),A(12),</pre>

6790 6790 6882 6886 6886 6886 6880 6991 234 6995 6997 6998 6990 700	3 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	DR=GREY: DO Q=1 TO MEG: MT=FROG(Q): LILE=M'D.LIM; LIME=MOD.MIM; ALLOCATE PPOP: PROP.TIPO=5; ARI=PT: IB=IB+1: BOST(IR)=PT; RST=EST+1: PER.KIM(EST)=HOD.NAME; PROP.HAME=MOD.NAME; PROP.WALDE=MOD.NAME; PROP.VALDE=MOD.VALUE; PROP.TIL=MOD.TIL; PROP.TIL=MOD.TIM; PROP.FIM=MOD.PIM; PROP.ROMT=STORK; DO L=1 TO LIME; AT=PROP.PIM(L); IF (AT==NUL) THEN AT->PROP.ROOT=ARI; END;
701 702 703 704 705 706 707 709 710 710 711 712 713 716 717 719 720 721 722	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	<pre>PUT EDIT ('NESTED MCDULE NAME=', PROP. HAME, 'VALUE=', PROP. VALUE, 'NUM LHAF INP=', PROP. LIM, 'HUM MOD INP=', PROP. MIM) (SKIP(2), A (19), F(5), X (2), A (6), F(5), X (2), A (13), F(5), X (2), A (12), P(5)); PUT EDIT ('LEAF INE=') (SKIP(1), A (9)); PUT LIST(PROP.TIL); PUT EDIT ('HOD INS=') (SKIP(1), A (6)); PUT LIST(PROP.TIM); PROP.HOST=NUL; FOG=MOD.MID; IF (FOG=1 & MOL.PID(1)=NULL) THEN GO TO UNO; DO I=1 TO FOG; PFN.KIM (ZEG+I)=MOD.PID(I); . PEN.JIM (ZEG+I)=MOD.TID(I); END; ZEG=ZEG+FOG; UNO: ND; FREE DRUG; LFG=ZEG-WER; ALLOCATE DRUG; GRFY=DR; DO IC=1 TO LEG; DRUG.FROG(ID)=FEN.KIM (%FR+ID); END; END; END;</pre>

PROP structures are allocated starting at the top with the parent gate and then proceeding to successively deeper levels of nested gate modules in the higher order structure. Figure 3.29 shows an example of a higher order module consisting of 3 levels of nested gates. In the diagram only the nested gates of the structure are portrayed and all other input details to the higher order module have not been included



Allocation order is given by (i), $i=1,2,\ldots,9$

FIGURE 3.29

.

ORDERING OF PROP STRUCTURE ALLOCATIONS FOR A HIGHER ORDER MODULE

(i.e., replicated inputs and proper modular inputs to each gate).

BOOLEAN succeeds to allocate the PROP structures in the desired order with the help of a set of DRUG structures which contain the pointer locations for each of the MOD structures at a given nested gate level. Structure DRUG is defined by

- 1 DRUG BASED (DR)
- 2. MEG FIXED BINARY,
- 2 FROG (LEF REFER(MEG)) POINTER;

Thus, for the example given in Figure (3.29), three DRUG structures would be needed by BOOLEAN

1 DRUG BASED (DR₁),

2 MEG = 3,

 $2 \text{ FROG}(1) = \text{MT}_1, \text{ FROG}(2) = \text{MT}_2. \text{ FROG}(3) = \text{MT}_3;$

1 DRUG BASED (DR₂), 2 MEG = 4, 2 FROG(1) = MT₄, FROG(2) = MT₅, FROG(3) = MT₆, FROG(4) = MT₇;

1 DRUG BASED (DR₃)

2 MEG = 2,

 $2 \text{ FROG}(1) = \text{MT}_8, \text{ FROG}(2) = \text{MT}_9;$

Where this notation means that MT_i locates the MOD structure associated with the (i-th) nested gate.

While the name and pointer location for each nested gate PROP structure are stored in PER.JIM(I) and PER.KIM(I) $(I = 1, 2, \dots, WEST)$, the name and pointer location for the MOD structure associated with each nested gate are stored in the structure PEN defined by

1 PEN BASED (PN)


2 LEAL FIXED BINARY,

2 KIM (WEST REFER(PEN.LEAL)) POINTER,


2 JIN (WEST REFER (PEN.LEAL)) FIXED;

The higher order modular structure composition for the pressure tank fault tree example is quite simple, since only two nested gate levels exist each consisting of a single gate (Figure 3.30). Its PROP, PER and PEN structures are given by

> 1 PROP BASED (PT₂), 2 TIPO = 5, 2 REZ = 2, 2 ROOT = NULL, 2 NAME = 1, 2 VALUE = 2, 2 LIM = 4, 2 MIM = 1, 2 HOST = PR₂, 2 REL(2) FLOAT, 2 TIL(1) = 1, TIL(2) = 2, TIL(3)=3,TIL(4)=4, 2 TIM(1) = 0, 2 PIM(1) = NULL;



 $(M = \{C_{11}, C_{12}, C_{13}; 2 \text{-out of-} 3 \text{ operator}\})$



HIGHER ORDER MODULAR COMPOSITION FOR THE PRESSURE TANK FAULT TREE

1 PROP BASED (PT₃), 2 TIPO = 5, 2 REZ = 2, 2 ROOT = PT₂, 2 NAME = 4, 2 VALUE = 1, 2 LIM = 1, 2 LIM = 1, 2 HOST = NULL, 2 REL(2) FLOAT, 2 TIL(1) = 0, 2 TIM(1) = 9, 2 PIM(1) = PT₁;

1 PROP BASED (PT₄), 2 TIPO = 5, 2 REZ = 2, 2 ROOT = PT₂ 2 NAME = 5, 2 VALUE = 2, 2 LIM = 6, 2 MIM = 1, 2 HOST = NULL, 2 REL(2) FLOAT, 2 TIL(1)=5,TIL(2)=6,TIL(3)=7,TIL(4) = 8, TIL(5)=9, TIL(6)=10, 2 TIM(1) = 0,

2 PIM(1) = NULL;

- 1 PER BASED (PR₂)
 2 REZ = 2,
 2 HECTOR POINTER,
 2 DEXTER POINTER,
 2 RAM = 1,
 2 LEAL = 2,
 2 REL(2) FLOAT,
 2 REL(2) FLOAT,
 2 TAR(1) = 30001,
 2 KIM(1) = PT₃, KIM(2) = PT₄,
 2 JIM(1) = 4, JIM(2) = 5;
- 1 PEN BASED (PN₁)
 2 LEGAL = 2,
 2 KIN(1) = MT₃, KIN(2) = MT₁,
 2 JIN(1) = 4, JIN(2) = 5;

Once BOOLEAN has mapped out the structural composition for the higher order module, it is then ready to proceed to generate the set of VECTOR structures representing the modular minimal cut-sets for the higher order structure.

The process by which each minimal cut-set VECTOR is found, is a recursive one. By starting with a Boolean representation for the parent gate given in terms of its improper modular inputs (MOD structures), each of the nested gates are explicitly incorporated by making a set of substitutions consistent with the structural relationship each nested gate holds with the parent gate. Ultimately each minimal cut-set is given by a VECTOR structure of dimension LARG = NUB + 1 + WEST, where NUB = total number of replicated event inputs to the higher order module and WEST = total number of nested gates contained by the higher order module. That is

$$Y^{B} = (y_{1}, y_{2}, ..., y_{\ell}) \quad (\ell = LARG)$$

the order in which each of the inputs to the higher order module is entered is given by

$$y^{B} = (y_{r_{1}}, y_{r_{2}}, \dots, y_{r_{n}}, y_{m_{0}}, y_{m_{1}}, \dots, y_{m_{n}})$$

with r_i = replicated input i, n = NUB, m_o = parent gate PROP input, m_i = ith nested gate PROP input, w = WEST, n + 1 + w = ℓ .

However, as discussed earlier BOOLEAN derives this set of VECTORS by a series of substitutions of improper modules (MOD structures) by their replicated input (r-leaf) and proper input (PROP) parts. Therefore in order to make this feasible BOOLEAN needs to perform a set of manipulations with a set of SECTOR based structures defined by

SECTOR BASED (SR),
 LORO FIXED BINARY,
 DOOR POINTER,
 COD BIT (JUST REFER(SECTOR.LORO));

with JUST = LARG + WEST.

Every replicated input, PROP and MOD structure in the higher order module will be represented by a Boolean variable within each SECTOR structure in the following order

$$\underline{Z}^{B} = (y_{r_{1}}, \dots, y_{r_{n}}, y_{m_{0}}, y_{m_{1}}, \dots, y_{m_{w}}, y_{d_{1}}, \dots, y_{d_{w}})$$
$$\underline{Z}^{B} = (\underline{y}^{B}, \underline{x}^{B})$$

with \underline{Y}^{B} containing the same inputs as a VECTOR bit-string and $\underline{X}^{B} = (\underline{y}_{d_{1}}, \ldots, \underline{y}_{d_{W}})$ representing the nested MOD structures in the higher order module, i.e., $d_{\underline{i}} = i$ th nested gate MOD structure.

The minimal cut-set generation procedure is begun by finding the set of VECTOR and SECTOR structures which initially represent the parent gate. Figures 3.31 and 3.32 illustrate the two possible instances of higher order modules with an ORoperator or an AND-operator parent gate. For the OR-parent gate, example I, the full modular structure consists of five nested gates and two replicated events. Its VECTOR and SECTOR bit-strings will therefore have the form

$$\begin{aligned} \mathbf{Y}^{\mathbf{D}} &= (\mathbf{Y}_{\mathbf{r}_{1}}, \mathbf{Y}_{\mathbf{r}_{2}}, \mathbf{Y}_{\mathbf{m}_{0}}, \mathbf{Y}_{\mathbf{m}_{1}}, \mathbf{Y}_{\mathbf{m}_{2}}, \mathbf{Y}_{\mathbf{m}_{3}}, \mathbf{Y}_{\mathbf{m}_{4}}, \mathbf{Y}_{\mathbf{m}_{5}}) \\ & \underline{Z}^{\mathbf{B}} &= (\mathbf{Y}^{\mathbf{B}}, \mathbf{Y}_{\mathbf{d}_{1}}, \mathbf{Y}_{\mathbf{d}_{2}}, \mathbf{Y}_{\mathbf{a}_{3}}, \mathbf{Y}_{\mathbf{d}_{3}}, \mathbf{Y}_{\mathbf{d}_{4}}, \mathbf{Y}_{\mathbf{d}_{5}}) = (\mathbf{Y}^{\mathbf{B}}, \mathbf{X}^{\mathbf{B}}) \\ & \text{and the parent gate shall be initially represented by} \end{aligned}$$

$M_{o} = Y_{mo} = 1$	1 VECTOR BASED(VT ₁),
	2 LORO = 8
	2 FLOOR = NULL,
	2 COMP = '00100000'B;
G ₁ =>Y _{d1=1}	1 SECTOR BASED (SR1),
	2 LORO = 13,




FIGURE 3.31 OR-PARENT GATE HIGHER ORDER MODULE EXAMPLE I




FIGURE 3.32

ł

AND - PARENT GATE HIGHER ORDER EXAMPLE II

$$2 \text{ DOOR} = \text{SR}_2$$

$$2 \text{ COMP} = '\underline{00000000} 10000'B'$$

$$LARG$$

 $G_2 => Y_{d2} = 1$ 1 SECTOR BASED (SR₂) 2 LORO = 13, 2 DOOR = NULL, 2 COMP = '0000000000' B;

For the AND-parent gate, example II, a single SECTOR shall initially represent it. Since the full modular structure for example II consists of one replicated event and four nested gates then

$$Y^{B} = (Y_{r_{1}}, Y_{m_{0}}, Y_{m_{1}}, Y_{m_{2}}, Y_{m_{3}}, Y_{m_{4}})$$
$$Z^{B} = (Y^{B}, Y_{d_{1}}, Y_{d_{2}}, Y_{d_{3}}, Y_{d_{4}}) = (Y^{B}, X^{B})$$

so the initial representation for the parent gate shall be

1 SECTOR BASED (SR1),
2 LORO = 10,
2 DOOR = NULL,
2 COMP = '0100001110' B
LARG

$$(Y_{m_0} = Y_{d_1} = Y_{d_2} = Y_{d_3} = 1)$$

The following statements outline the method used by BOOLEAN to derive the initial parent gate Boolean representation for a higher order module. For the OR-parent gate case (MOD.VALUE= OP=2) the statements following label B2 apply, while for AND-

parent gates the statement following label Bl apply.

723	3	1	MT=HODUL_DULL(#):
724	3	1	LARG=NUP+WEST+1:
725	3	1	JUST=LARG+WEST;
726	.3	1	ALLOCATE KOF:
727	3	1	ALLOCATE KOD;
728	3	1	ALLOCATE XOD:
	-		
729	3	1	ALLOCATE TOD;
730	3	1	ALLOCATE DOTT;
731	3	1	ALLOCATE TOG:
732	3	1	ALLOCATE XOG:
733	3.	· 1	OP=MOD. VALUE;
-			
734	3	1	LADT=RULL;
735	3	1	LOR D= NULL;
736	3	1	IF (OP=1) THEN GO TO B1;
737	3	1	IF (OP=2) THFN GO TO D2;
738			
	3	1	B1: ALLOCATE SECTOR;
739	3	1	KING= ST:
740	3	1	Sector.dour=null:
741	3	1	SECTOR.COD=REPEAT('O'B, JUST);
742	3	1	TOG=REPEAT ('0'E, JUST);
	-		
743	3	1	SURSTR (TOG, NUR + 1, 1) = '1'D;
744	3	1	SFCTOR.COD=TOG;
745	3	1	POX=MOC_RIX;
746	3	1	IF (FOX=1 G NOD.TIR(1)=0) THEN GO TO D1A;
	-		
747	3	1	DO Q=1 TO FOX;
748	3	2	TEST=HOD.TIR(0):
749	3	2	DO R=1 TO NUB:
750	ž	3	IF (TEST=PER. TAP (R)) THEN GO TO BIP;
751	3	3	END;
752	3	2	B1B: TOG#82PFAT ('0*B,JUST);
753	3	2	SIBSTR(TOG, R, 1) = 11B;
754	3	2	SECTOR.COD=SECTOR.CODITOG:
755	3	2	END:
756	3	1	
757	3	1	DO Q=1 TO FOG;
758	3	2	TOG=REPEAT('0'8,JUST);
759	3	2	SUPSTR (TOG, LARG+ $(0, 1) = 1^{\circ} 3$;
750	3	2	SECTOR.COD=SECTOR.CODITOG:
761	3	2	END:
762	3	1	esto=fog;
763	3	1	GO TO B3;
764	3	1	B2: ALLOCATE VECTOR;
765	3	1	OUEEN=VT:
766	3	1	TOD=REPEAT ('O'B, LARG) ;
767	3	1	SUBSTR (TOD, LARG-WEST, 1) = '1'D;
768	3.	1	vector.conp=tou;
769	3	1	VECTOR_PLOOR=NULL;
770	3	1	LADY=QUEEN;
771	3	1	FOX=HOD. RIN;
77 2	3		
		1	IF (FOX=1 & MOD.TIR(1)=0) THEN GO TO $B2\Lambda$;
773	3	1	DO Q=1 TO POX;
774	3	2	TEST=NOD.TIR(Q);
775	3	2	DO R=1 TO NUB;
776	3	3	IF (TEST=PER.TAR(R)) THEN GO TO B2B;
777	3	3	END;
			••••••••••••••••••••••••••••••••••••••

778	3	2	B2B: ALLOCATE VECTOR:
779		2	IF (Q=FOX) THEN VECTOR. FLOOR=NULL;
780	3	2	LADY->FLOOP=VT:
781	3	2 2	LADY=VT:
792	3	2	TOD=REPEAT ('0'B, LARG);
783	3	2	SUBSTR (TCD, R, 1) = '1'B;
784	3	2	YECTOR.COMP=TOD:
785	3	2 2	END:
786	3	1	B2A: FOG=HOD.HID:
787	3	1	ESTO=POG;
788	3333333333333333333	1	DO 0=1 TO FOG;
789	3	2	ALLOCATE SECTOR:
790	3	2	IF (Q=FOG) THEN SPCTOR. POOR=NULL;
791	3	2	IF (LORD-=NULL) THEN GO TO B2C;
792	3	2	KING=SR;
793	3	2	LORD=SR:
794	3	2 2 2	GO TO R2D:
795	3	ž	B2C: LORD->DOOR=SR;
796	3	2	LORD=SR;
797	3		B2D: SECTOR.COD=REPEAT('O'B,JUST):
798	3	2	TOG=REPFAT('O'B,JUST);
799	3	2	SUBSTR (TOG, LARG+ Q , 1) = '1'D;
800	3	2	SECTOR.COD=TOG;
801	3	2	END:
797 798 799 800	3 3 3 3 3 3 3	2 2 2 2 2	<pre>B2D: SECTOR.COD=REPEAT('0'B,JUST); TOG=REPEAT('0'B,JUST); SUBSTR(TOG,LARG+Q,1)='1'B; SECTOR.COD=TOG;</pre>

It should be noticed here that the SECTOR.COD bit strings associated with the parent gate imply a dependence on all nested gates contained within the higher order module. This dependence shows up through the non-zero entries in the X^B portion of Z^B the SECTOR.COD bit string (X^B = SUBSTR(SECTOR. COD, LARG + 1, WEST). The objective of BOOLEAN will now be to substitute for each improper modular entry in SECTOR.COD an equivalent set of replicated leaf, proper module and improper modular entries.

Thus, for the two examples given above their dependence on nested gate Gl may be eliminated (i.e., Y may be set to zero) as follows:

Example I: $G_1 = \{M_1G_3G_4; \Omega\} =$

 $\Rightarrow (\mathbb{Y}_{d_1}) \rightarrow (\mathbb{Y}_{m_1} = 1) \ \Omega(\mathbb{Y}_{d_3} = 1) \Omega(\mathbb{Y}_{d_4} = 1)$

Hence SR_1 + SECTOR.COD = '0000000000000'B is replaced by SR_1 + SECTOR.COD = '00010000 50110'B

Example II:
$$G_1 = \{M_1, G_4; U\}$$

 $\Rightarrow (\Upsilon_{d_{1}} = 1) \Rightarrow (\Upsilon_{m_{1}} = 1) U(\Upsilon_{d_{4}} = 1)$

Hence $SR_1 + SECTOR$ is replaced by the two new sectors with

By continuing this process all nested gate improper dependencies that a SECTOR might have will eventually be eliminated. That is, ultimately all SECTORS generated will contain a null substring $\underline{\chi}^{B} = \underline{Q}$, and therefore will have been transformed into Boolean Indicated cut-set VECTORS (BICS)[16].

An outline of the statements in Boolean which provide for the deduction of Boolean indicated cut-set VECTORS follows

802	3	1	B3: DO IL=1 TO WEST;
803		2	MT=PPN.KIN(IL):
874	3	2	OP=NOD_VALUS:
805	ĩ	2	PAWN=KING:
806	3	2	XOD=REPEAT ('O'B, JUST);
807]]]]	2	XOG=REPEAT ('O'B, JUST) ;
808	ž	2	SHBSTR (XOD, LARG+IL, 1) = '1'B;
809	3	ž	SUBSTR (XOG, NUB+IL+1, 1) = '1'B;
810	3	Ž	KOF=REPEAT('0'B, JUST);
811	3	2	KOD=REPEAT ('O'B, JUST) ;
812	3	2	IP (OP=1) THEN GO TO C1;
	3	ź	IF (OP=2) THEN GO TO C2;
813			
814		2	
815	3	2	IF (FOX=1 6 MOD.TIR(1)=0) THEN GO TO $C1\lambda$;
816	3	2	DO Q=1 TO FOX:
817	3	3	Test=Hod.tlr(Q);
818	3	3	DO R=1 TO NUB;
819	3	4	IF (TEST=PER.TAR(R)) THEN GO TO C1B;

	_	· .	
820	3	4	END:
821	3	3	C1B: TOG=REPEAT('0'B,JUST);
822	3	3	SUBSTR(TOG, R, 1) = 11'B;
823	3	3	KOF=KOF TOG :
824	3	3	END;
825	3	2	C1A: FOG=MOD.MID;
826	3	2	IF (FOG=1 & MOD.TID(1)=0) THEN GO TO C1C:
827	3	2	DO Q=1 TO FOG:
828	3	3	TOG = R EP EAT (*O*E, JUST);
829	3	3	SUBSTR(TOG,LARG+Q+ESTO,1)='1'B;
830	3	3	KOD=KODITOG:
831	3	Ĵ	END:
832	3	2	ESTO=PSTO+FOG:
833	3	2	CIC: DO HUILE (PARN-RULL);
834	3	3	SR=PAWN:
835	3	3	TOG=SECTOR.CODEXOD:
836	3	3	IF (TOG) THEN GO TO CIK;
837	3	3	ELSE GO TO CIY;
818	· 3	3	C1K: SECTOR.CUD=SECTOR.CODE (-XOD);
839	3	3	SECTOP.COD=SECTOB.COD KOD;
		3	
840	3		SECTOR. COD=SECTOP.CODIXOG;
841	3	3	SECTOR.COD=SECTOR.COD KOF;
842	3	3	DUTT=REPEAT ('O'E, XEST) ;
843	3	3	DOTT=SUBSTR (SECTOR.COD, LAPG+1, WEST);
844	3	3	IF (DOTT-='O'A) THEN GO TO CIY;
-			
845	3	3	ALLOCATE VECTOR;
846	3	3	IF (LADY=NULL) THEN QUEEN=VT:
847	3	3	ELSE LADY->FLOOR=VT;
848	3	3	
		2	LADY=VT;
849	3	3	vector.floor=null;
850	3	3	VECTOR.COMP=SUBSTR(SECTOR.COD,1,LARG);
851	3	3	IF (SR=KING) THEN KING=SECTOR.DOOR;
852	3	3	
			ELSE GO TO D1;
853	3	3	PANN=KING;
854	3	3	FREE SECTOR;
855	3	3	IF (PAWN=NULL) THEN GO TO MICS;
856	3	3	GO TO CIZ:
857	3	3	D1: PAWN=SECTOR. DOOR;
.858	3	-3	FREE SECTOR;
859	3	3	MOA N->DOOR=PARN:
86.0	3	3	GO TO C1Z:
861	3	ŝ	
86.2	3	3	PAWN=SECTOR.DOOR;
- 863	3	3	C1Z: END:
864	3	2	GO TO CZZ:
865	3	2	C2: ALLOCATE SECTOR:
866			
	3	2	SECTOR. DOOR=NULL;
867	3	2	KONG=SR;
868	3	2	LERD=SR;
869	3	2	SECTOR.COD=XOG:
870	· 3	2	POX=MOD. RIM:
			•
871	3	2	IF $(POX=1 \& MOD.TIR(1)=0)$ THEN GO TO C2A;
872	3	2	DO $Q=1$ TO FOX:
873	3	3	TEST=COD.TIR(Q):
874	3	3	DO R=1 TO NUB;
	-		
875	3	4	IF (TEST=PERTAR(R)) THEN GO TO C2B;
876	. 3	4	END;
87 7	3	3	C2B: ALLOCATE SPCTOR:
878	ž	3	SECTOR. DOOR=NULL;
879	ŝ	3	
880	3	3	LERD=SR;
881	3	3	C2D: TOG=REPEAT ('0'B, JUST);
892	3	3	SUBSTR (TOG, R , 1) = '1'B;
883	3	3	SECTOR.COD=TOG:
	5	,	anetareads
			•

220

-

884	2	-	***
885	3	3 2	END;
886	3	2	C2A: FOG=HOD.HID;
887	3	2	IF (FOG=1 & HOD.TID (1) =0) THEN GO TO C2H;
808	3	3	DO 0+1 TO POG; Allocate sector:
889	ś	5	SECTOR. DOOR=NULL:
870	3	ŝ	C2P: LERD->DOOR=SR:
891	3	3	LERD=SR:
892	3	3	C2G: SPCTUR.COD=REPEAT('0'P,JNST):
• -			
893	3	3	TOG=REPEAT("O"B, JUST);
894	3	3	SUBSTR (TOG, LARG + 0+ ESTO, 1) = '1'B;
895	3	3	Sector.cod=tog;
896	3	3	END;
897	3	2	C2E: ESTO=ESTO+FOG;
898	3	Z	CZU: MOAN=NULL;
899	3	2	DO WHILE (PAWN-=NULL);
900 901	3	3 3	
901	3	3	KOF=REPEAT (* 0'B, JUST);
903	3	3	TOD=REPEAT('0'B, LARG); TOD=SUBSTR(STOTE COD : LARG);
904	3	3	TOD= SUBSTR (SECTOR. COD, 1, LARG);
905	3	3	SUPSTR (KOP, 1, LARG) =TOD; Kod=Reptat ('Q'B, Just) :
906	3	3	DOTT=REPEAT ('O'B, VEST) :
907	3	3	DOTT=SUBSTR (SECTOR.COD,LARG+1, WPST);
908	3	3	SURSTR (KOD, LARG+ 1, WEST) = DOTT:
909	3	ž	TOG = KODE XOD:
910	<u>ت</u>	3	IP (TOG) THEN GO TO C2K:
911	Ĵ	3	ELSE GO TO C2L;
912	3	3	C2K: PEON=KONG:
913	ž	3	LUTE=NULL:
914	3	Ĵ	KOD= KOD5 (-XOD) ;
915	3	Ĵ	DO WHILE (PEON-=NULL):
916	3	4	ALLOCATE SECTOR:
917	3	4	SECTOR.DOOR=HULL:
918	3	4	SECTOR. COD= PEON->SECTOR. CODI KOF:
919	3	4	SECTOR. COD=SECTOR. CODI KOD:
920	3	4	COTT=REPEAT ("O"B, WEST) ;
921	3	4	DOTT=SUBSTR (SECTOR.COD, LARG+ 1, WEST) ;
922	3	4	IF (DOTT-='O'B) THEN GO TO C2X;
923	3	4	ALLOCATE VECTOR:
924	3	4	IF (LADT=HULL) THEN QUEEN=VT:
925	3	4	ELSE LADY->FLOOR=VT;
926	3	4	LADT=VT;
927	3.	4	VECTOR.FLOOR=NULL;
928	3	4	VECTOR.COMP=SUBSTR(SECTOR.COD, 1, LARG);
222	3	4	FREE SECTOR;
930	3	4	GO TO C2T;
931	3	4	C2X: IF (LUTE=NULL) THEN NUNG=SR;
932	3	4	ELSE LUTE->DCOR=SR;
933 934	3	4	
935	3	4	C2Y: MOON=PEON;
936	3 3	4	PEON=MOON->SECTOR.DOOP;
930	3	4. 3	END; Standard
938	3	3	SBEPARN; TP (INTRANULL C NOLMANULL) CUPH CO CO COA.
938	3	3	IF (LUTE=NULL & NOAN=NULL) THEN GO TO C2Q;
940	3	3	ELSP GO TO C2R; C2Q: JF (SFCTOR.DOOR-=NULL) THEN GO TO C2W:
941	3	3	
741	J	د	FREE SECTOR;

STAT LEV NT

942	3	3	GO TO MICS:
943		3	C2W: PANN=SFCTOR. DOOR;
944	3 3 3		KING=PAWN:
945	3	3	FREE SECTOR:
946	3	3 3 3	GO TO C2M:
947	3	3	C2R: IF (MCAN-=NULL & LUTE-=NULL) THEN GO TO C3A
948	3	3	ELSE GO TO C3B:
949	3	3	C3A: MOAN->DOOR=KUNG;
950	3	3	LUTE->DOOR=SECTOR.DOOR:
951	3	3	FRFE SECTOR:
952	3	3	MOAN=LUTE:
953	3	3	PAWN=LUTE->DOOR;
954	3	3 3	GO TO C2N:
955	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	3	C3B: IF (LUTE=NULL) THEN GO TO C3C;
956	3	3	ELSE GO TO C3D:
957	3	333333	C3C: PAWN=SECTOR.DOOR;
958	3	3	FREE SECTOR:
459	3	3	MOAN->DOOR=PANN;
950	3	3	GO TO C2H:
26 1	3	3	CJD: KING=KUNG;
962	3	3	LUTE->DOOR=SECTOR.DOOR;
963	3	3 3 3	FREE SECTOR:
264	3	3	MOAN=LUTE;
265	3	3	PAWN=LITTE->DOOR;
96.6	3	3	GO TO C2M:
967	3	3	C2L: MOAN=PAWN;
968] 3 3 3	3	PAWN = SECTOR. DOOR:
969		3	C2M: END;
970	3	2	C2Z: END;

The step-by-step process by which BOOLEAN derives the VECTOR BICS for the pressure tank fault tree example, is as follows

> Replicated inputs: $r_{30001} => NUB = 1$ Parent gate Gl, nested gates $(G_4, G_5) =>$ WEST = 2, LARG = NUM + 1 + WEST = 4 JUST = 6 $\chi^B = (\Upsilon_r, \Upsilon_{m1}, \Upsilon_{m4}, \Upsilon_{m5})$ $\chi^B = (\chi^B, \chi^B), \chi^B = (\Upsilon_{d4}, \Upsilon_{d5})$

Step 1) Parent gate Boolean representation

 $(Y_{ml} = 1)U(Y_{r} = 1)U(Y_{d_{4}} = 1)$ 1 VECTOR BASED (VT_{1}) , 2 LORO = 4, 2 FLOOR = VT₂, 2 COMP = '0100'B; 1 VECTOR BASED (VT_{2}) , 2 LORO = 4, 2 FLOOR = NULL, 2 COMP = '1000'B; 1 SECTOR BASED (SR_{1}) , 2 LORO = 6, 2 DOOR = NULL, 2 COD = '000010'B;

Step 2) Eliminate second nested gate (G4) by the substitution $Y_{d4} = 1 (Y_{m4}=1) \Omega (Y_{d5}=1)$

=> 1 SECTOR BASED(SR₁),
2 LORO = 6,
2 DOOR = NULL,
2 COD = '<u>DO10</u>01' B;

Step 3) Eliminate second nested gate (G5) by the substitution $Y_{d5=1} \rightarrow (Y_{m5=1})U(Y_r^{=1})$

 \Rightarrow 1 SECTOR BASED (SR₁),

- 2 LORO = 6,
- 2 DOOR = SR_2 ,
- 2 COD = '001100'B;
- 1 SECTOR BASED(SR₂),
- 2 LORO = 6,
- 2 DOOR = NULL,
- 2 COD = '101000'B;

Since $x^B = 0$ for both $SR_1 + SECTOR.COD$ and $SR_2 + SECTOR.COD$, they may be replaced by two new vectors

- 1 VECTOR BASED (VT₃),
 - 2 LORO = 4,
 - 2 FLOOR = VT_{\perp} ,
 - 2 COMP = '0011'B;
- (with $VT_2 \rightarrow VECTOR.FLOOR = VT_3$)
 - 1 VECTOR BASED (VT4),
 - 2 LORO = 4,
 - 2 FLOOR + NULL,
 - $2 \text{ COMP} = 1010^{+}B;$

Hence, the set of BICS for the pressure tank fault tree is

$$Y_{1}^{B} = (0,1,0,0)$$

$$Y_{2}^{B} = (1,0,0,0)$$

$$Y_{3}^{B} = (0,0,1,1)$$

$$Y_{4}^{B} = (1,0,1,0)$$

To obtain now the set of minimal cut-sets (MICS), it is only necessary to eliminate those BICS vectors containing a sub-set of non-zero elements which also form a BICS vector. For the pressure tank fault tree \underline{y}_2^B is contained in \underline{y}_4^B , therefore the set of MICS for the pressure tank fault tree consists only of $\underline{y}_{1}^{B}, \underline{y}_{2}^{B}, \text{ and } \underline{y}_{3}^{B}.$

The following BOOLEAN statements derive the set of MICS by eliminating the non-minimal cut-set vector included in the set of BICS.

			/* HICS */
971	3	1	MICS: LADY=QHEEN;
972	3 '	1	PUT SKIP LIST ('BICS');
973	3	1	DO WHILE (LA DY-=NULL) ;
974	3 2	2	VT=LADY;
975	3 2	2	PUT LIST ('COMP=', VECTOR.COMP);
276	3 2	2	LADY=LADY->PT.OON;
977	3 2	2	END;
978	3 :	1	lady=oufen;
979		1	ALLOCATE SOF:
980		1	DO HULLE (LADY-=NULL);
981	3 2	2 2	TOD=I.ADI->CONP;
982	3 2	2	noon=queen;
983	3 2	2	DO WHILF (MOUN-=NULL) :
984	3	3	IP (MOON=LADY) THEN GO TO NS7;
985	3 3	3	AL=QUA:
986	3	3	IF (TOD=VECTOF.CONP) THEN GO TO MSA;
987	3 3	3	SOF= (TODEVECTOR_CONP) ;
988		3	IF (SOF=TOD) THEN GO TO MSA;
98 9	3.	3	IF (SOF=VECTOR.COMP) THEN GO TO MSB;
	_	_	
990	3.	3	GO TO MSZ;
991	3	3	MSA: IF (MOON=QUEEN) THEN QUEEN=MOON->FLOOR:
992	3	3	ELSE GO TO MSO:
993	3	3	FREE VECTOR;
994	3	3	Noon=oucen;
995	3	3	GO TO MST;
996	3	3	MSQ: NOON->FLOOR=MOON->FLOOF;
997	3	3	PREE VECTOR:
998	3	3	GO TO MSY;
999	3	3	MSB: VT=LADY;
1000	3	3	IF (LADY=QUEEN) THEN ONEFN=LADY->FLOOR:
1001	3	3	ELSE GO TO MSR;
1002	3	3	FREE VECTOR;
1003	3	3	Moan=Queen;
1004	3	3	GO TO MSX;
1005	3	3	MSR: MOAN->FLOOR=LADY->FLOOR;
1006	3	3	PREE VECTOR;
1007	3	3	GO TO MSX;
1008	3	3	HSZ: NOCN=HOON;
1009	3	3	MSY: HOON=NOON->FLOOR;
1010	3	3	END;
1011	3	2	MOAN=LADY;
1012	3	2	MSX: LADY=MOAN->FLOOR;
1013	3	2	END;

III.10 TRAVEL and TRAPEL

Gates having replicated event inputs in common are interconnected by means of WHIP and NAIL pointer variables. However, since PL-MOD arrives at the final modular decomposition through a series of different intermediate structural representations for the fault tree, at each step interdependent gate interconnections are attached to a different set of NODE, STIP, STID and MOD structures.

Procedures TRAVEL and TRAPEL are called by COALESCE and MODULAR to transfer NAIL and WHIP interconnections whenever a structural transformation is effected which involves interconnected structures.

Thus, given a set of structures A_i (i = 1,2,...,n) attached by NAIL pointers to a structure B (i.e., A_i .NAIL j_i = pointer locating B for some j_i) which is to be replaced by a new structure C. Then TRAVEL will replace the old NAIL pointers connecting the set of structures A_i to B by a new set connecting them to C (i.e., A_i .NAIL j_i = pointer locating C for i = 1,2,...,n). Similarly TRAPEL will replace all WHIP connections to structure B by a new set of connections to structure C (i.e., if originally $D_i \cdot$ WHIP j_i = pointer locating B, then TRAPEL will change this to D_i .WHIP j_i = pointer locating C i = 1,...,m).

For example, in Section III.9 the NODE, STIP and STID structures representing the top gate for the pressure tank fault tree were given. In particular, structures $ST_5 \rightarrow STIP$ and $SD_2 \rightarrow STID$ were interconnected by

PRIM(1) = SPINE(4)

The values of TRIM (IX) and TRIN(IX) (IX = 1,2,...,RMOD) are read in and the values corresponding to PRIM(IX) are assigned in procedure INITIAL with the following statements

> DO IX = 1 to RMOD; GET LIST (TRIM)(IX),TRIN(IX)); ICH = TRIN (IX); PRIM (IX) = SPINE(ICH); END;

In Section III.6 it was pointed out that for every replicated input a structure AP is allocated by procedure TREE-IN. Structure AP is connected to the tree by a WHIP pointer corresponding to a structure containing the particular replicated event. AP has the following composition

AP BASED (APT),
 TIPO = 0,
 NAP = replicated event name,
 REP = total number of appearances

of the event in the fault tree,

2 SPIT POINTER,

(With A.WHIP, = APT for some structure A)

Pointer AP.SPIT is in general NULL except when the replicated event represents a module. In that case TREE-IN will use AP.SPIT to store the pointer locating the top gate for the modular sub-tree (i.e. AP.SPIT = PRIM(IX) for some IX).

$$ST_5 \Rightarrow STIP$$
 . NAIL (1) = ST_5
 $ST_5 \Rightarrow STIP$. WHIP(1) = SD_2
 $SD_2 \Rightarrow STID$. NAIL(1) = ST_5
 $SD_2 \Rightarrow STID$. WHIP(1) = SD_2
 $SD_2 \Rightarrow STID$. NAIL(2) = SD_2
 $SD_2 \Rightarrow STID$. WHIP(2) = APT_1

However, in the next stage of the tree modularization procedure, gate B_1 was represented by the single structure MT_4 MOD. Hence TRAVEL and TRAPEL were needed to transfer all NAIL and WHIP interconnection to MT_{μ} . Thus,

 $MT_{4} = MOD.NAIL(1) = MOD.NAIL(2) = MOD.NAIL(3)$

and

 $MT_{4} = MOD.WHIP(1) = MOD.WHIP(2)$

The statements corresponding to the TRAVEL AND TRAPEL procedures are given below.

			•
257	1	0	TRAVEL: PROC (GRIS, KING, MOON) :
258	2	0	DECLARE (GRIS, KING, MOON) POINTER:
259	2	0	GAL=GRIS->NODE.TIPO;
260	2	0	IF (GAL=0) THEN GO TO CINE;
261	2	Ó	ELSE IF (GAL=1) THEN GO TO CINE;
26 Z	. 2	0	ELSE IF (GAL=2) THEN GO TO CIPE;
263	2	0	ELSE IF (GAL=3) THEN GO TO CIDE;
264	2	0	ELSE IF (GAL=4) THEN GO TO CIXE;
265	2	0	CINE: NT=GRIS;
266	2	0	FAL=NODE.DIR;
267	2	0	DO MAL=1 TO FAL;
268	2	1	IF (NODE_NAIL (MAL) = MOON) THEN GO TO LANE:
269	2	1	END;
270	2	Ó	LANE: NODE.NAIL (MAL) =KING;

· RETURN; CIPE: ST=GRIS: FAL=STIP.DIR; DO MAL=1 TO PAL; IF (STIP.NAIL(MAL) = MOON) THEN GO TO LAPE: END: LAPE: STIP.NAIL (MAL) = KING; RETURN: CIDE: SD=GRIS; FAL=STID.DIR: DO MAL=1 TO FAL; IF (STID. NAIL (MAL) = MOON) THEN GO TO LADE: END; LADE: STTD.NAIL(MAL) =KING; RETURN; CIXE: MT=GRIS: FAL=MOD.RINO; DO MAL=1 TO FAL: IF (MOD. NAIL (MAL) =MOON) THEN GO TO LAXE: END; LAXE: MOD. NAIL (MAL) = KING: CINE: RETURN: END TRAVEL: /* TRAPEL */ TRAPEL: PROC (GRIS, KING, MOON) : DECLARE (GRIS, KING, MOON) POINTER; GAL=GRIS->NODE.TIPO; IF GAL=1 THEN GO TO CORN; IF (GAL=2) THEN GO TO CORP; IF (GAL=3) THEN GO TO CURD; IF GAL=4 THEN GO TO CORX; CORN: NT=GRIS: PAL=NODE.DIR: 30.3 DO MAL=1 TO PAL; IF (NODE.RHIP (NAL) = MOON) THEN GO TO LINE: END; LINE: NODE. WHIP (MAL) =KING; RETURN: CORP: ST=GRIS; PAL=STIP.DIR; DO MAL=1 TO FAL; IF (STIP.WHIP(MAL)=MOON) THEN GO TO LIPE: END; LIPE: STIP. WUIP (MAL) =KING; RETURN; CORD: SD=GRIS: PAL=STID.DIR; DO MAL=1 TO FAL; IF (STID.WHIP(MAL) = MOON) THEN GO TO LYDE: END; LYDE: STID. WHIP (MAL) =KING; RETURN: CORX: MT=GRLS; FAL=MOD.RIMO; DO MAL=1 TO FAL; IF (MOD. WHIP (MAL) = MOON) THEN GO TO LIXE; END; LIXE: MOD. WHIP (MAL) =KING: RETURN; END TRAPEL:

III.11. <u>Replicated Modules</u>

An option exists in PL-MOD which provides for the analysis of fault trees containing smaller independent replicated subtrees (i.e., replicated modules).

PL-MOD handles replicated modules by analyzing their subtree representation separately and by associating to each replicated module a replicated leaf input (Figure 3.33).

The total number of replicated modules RMOD in the tree is read in by procedure INITIAL which allocated the following four arrays


> GET LIST (RMOD); IF (RMOD = 0) THEN GO TO XEN; ALLOCATE TRIM (RMOD); ALLOCATE TRIN (RMOD); ALLOCATE PRIM (RMOD); ALLOCATE PRIN (RMOD)


XEN:


Variables TRIM and TRIN are number arrays storing the replicated leaf and gate names associated with the top event of each replicated module. Thus, for the example given in Figure 3.33

> RMOD = 1 TRIM(1) = 29001 TRIN(1) = 4


Variable PRIM is a pointer array which stores the locations of the node structures associated with the replicated module TOP gates. Thus, for the above example $PRIM(1) = SPINE(4) = NT_{\mu}$












Moreover the top modular gate NODE.ROOT will point to AP (PRIM(IX) \rightarrow NODE.ROOT = APT) and the set of pointers APT associated with replicated modules will be stored by array PRIN(IX).

III.12. Dual State Replicated Components

In Chapter I the NOT gate operator was shown to be a useful tool for handling common mode failure event dependencies and mutually exclusive events normally found in systems undergoing tests and maintenance [18]. PL-MOD contains an option that allows the handling of dual component states which arise by the application of the NOT gate operator (Figure 3.34). Applying the NOT operator to basic event b results in an event b = NOT(b). Since events b and b are mutually exclusive, the gates to which these dual states are attached become interdependent. Hence dual state components necessarily belong to the same higher order module (Figure 3.35).

As explained in Section III.6 dual states are identified by the nomenclature AlBCD, A2BCD (1 = ON state, 2 = OFF state). Notice that since the three lower digits are the same for both the ON and OFF states of a dual component, procedure TREE-IN will attach WHIP and NAIL interconnections among mutually exclusive gates as desired. Therefore, if a higher order modular structure contains an ON dual state, then it will also contain its corresponding OFF state.


In the following statements included in BOOLEAN, the cancellation of all modular minimal cut-sets which require the




t

b


.....









Ē









INTERDEPENDENT GATES DUE TO MUTUALLY EXCLUSIVE DUAL COMPONENT STATES

simultaneous occurrence of mutually exclusive events will be *Ae* acheived.

			/* (ASAN) STATE CANCELLATION */
1046	3	1	IF (NOX=1) THEN DO;
1047	3	2	PR=LOST:
1048	3	2	NUM=PER.RAM:
1049	3	2	ALLOCATE ZOTO;
1050	3	2	ALLOCATE ZOCO;
1051	3	2	ZOTO=REPEAT ('O'B, NUM) :
1052	3	2 2 2 2 2 2 2 2	DO KIX=1 TO NUM:
1053	3	3	MATPER.TAR (KIX) ;
1054	3	3	DA=-CEIL (-MA/10090) ;
1055	3	3	JA=-CRIL (-HA/1000) ;
1056	3	3	IF((JA = 10 + DA) = 1) THEN DO:
1057	3	4	SUNSTE (ZOTO, KIX, 2) =' 11' N;
1058	3	4	KIX=*IX+1;
1059	3	4	END:
1060	· 3	3	END;
1061	3	2	VIT=OUFFN;
1062	3	2 2 3 3 3	CO WHILP(VIT-=NULL);
1053	3	3	VI=VII:
1064	3 3	3	ZOCO=SUBSTR (VECTOR.COMP, 1, NUN) ;
1065	3	3	7000=200067.010;
1066	3	3	IF (INDEX (ZOCO, '11'B) -= 0) THEN DO;
1067	3	4	IF VIT=QUEEN THEN QUEEN=VECTOR.FLOOR;
1068	3	4	ELSE GO TO SKU1;
1069	335	4	FREE VECTOR;
1070		4	7IT=QUPEN;
1071	3	4	GO TO SNU2;
1072	3	4	SNU1: LAD->FLOOR=VIT->FLOOR;
1073	3333	4	FREE VECTOR;
1074	3	4	END;
1075	3	3	ELSE LAD=VIT;
1076	3	3	VIT=LAD->FLOOR;
1077	3] 3] 2	SNU2: END;
1078	3	2	PREE ZUTO;
1079	3	2	FREE ZOCO;
1080	3	2	END;
108 1	3	1	lost->hfctor=queen ;
	- (

III. 13. NUMERO

III.13.1. <u>PL-MOD's Quantitative Analysis of Modularized Fault</u> Trees

Up to now this Chapter has dealt with the methodology used by PL-MOD to obtain the modular decomposition for a fault tree. Once the modularization task has been accomplished, PL-MOD proceeds to evaluate modular event occurrence probabilities as well as Vesely-Fussell importance values for modular and basic component events. The set of procedures used by PL-MOD for this purpose are all contained within procedure NUMERO. Therefore PL-MOD commands a quantitative analysis for a fault tree

CALL NUMERO;

It should be stressed here that the modular structure information derived by PL-MOD is internally arranged in a manner which allows for an efficient numerical evaluation of the fault tree. Thus, storage space has been provided in structures PROP and PER for assigning reliability parameters to the simple and higher order modules represented by the structures

(Simple Module)	1 PROP BASED (PT)
	2 TIPO FIXED,
	2 ROOT POINTER,
	2 REZ FIXED BINARY,

2 REL(DEL REFER (PROP. REZ)) FLOAT,

(Higher Order Module)	1	PER BASED (PR)
•	2	REZ FIXED BINARY,
	: 2	REL (DEL REFER (PR. REZ)) FLOAT,

In the present PL-MOD version REZ = 2 since only a set of occurrence probabilities and Vesely-Fussell importance point values are evaluated. It should be noticed here that the pointer location for each module is stored both as an input to another module (PROP.TIM(I) or PER.TAR(J) and as the root to other

modules (PROP.ROOT).

Procedure NUMERO internally calls the following procedures

CALL STAT-IN; CALL EXPECT ; CALL IMPORTANCE;

Procedure STAT-IN is used for reading in a list of input values for the basic event occurrence probabilities, such as those given in Table 3.1 for the pressure tank rupture fault tree. Having this information procedures EXPECT and IMPORTANCE then perform the evaluation of modular event occurrence probabilities and modular and basic component Vesely-Fussell importance measures respectively.

III.13.2 STAT-IN

Procedure STAT-IN is given by the following statements

26	1	0	STAT_IN: PROC:
27	2	0	P=OEL;
28	2	0	GET LIST (PUN);
29	2	0	PUT EDIT('HHM FREE EVENT INPUTS=', PUN) (SKIP(2), λ (22), F (5));
30	2	0	GET LIST (DUN):
31	2	0	PUT EDIT ('NUM REPLICATED EVENT INPUTS=', DUN) (SKIP (2), A (28), P (5));
32	2	0	ALLOCATE STATE;
33		0	ALLOCATE STATD:
34	2	0	PUT EDIT('FREE INPUT', 'RELIABILITY')
			(SKIP(2),X(2),A(10),X(1),A(11));
35	2	0	DO I=1 TO FUN;
36	2	1	GET LIST (I, STATE (1, I));
37	2	1	PUT EDIT(I,STATF(1,I)) (SKIP(2),F(12),E(18,6));
38	2	1	END;
39	2	0	FUT EDIT('DEP INPUT','RELIABILITY')
			(SKIP (2),X (3), A (9),X (1), A (11));
40 -	2	0	DO I=1 TO DUN;
41	2	1	GET LIST (I, STATD (1, I));
42	2	1	<pre>PUT EDIT(I,STATD(1,I)) (SKIP(2),F(12),E(18,6));</pre>
43	2	1	END;
44	2	0	END STAT IN;

The number of free event (FUN) and replicated event (DON) inputs is read in. And arrays STATE (P.FUN) and STATD(P.DON) are allocated with P = 2. The free and replicated basic event probability values are read in and stored in STATE (1,I) and STATD (L,I). Later on the Vesely-Fussell importance corresponding to each free and replicated basic event will be stored in STATE (2,I) and STATD (2,J) respectively.

III.14 DOT, PLUS and MINUP

Proceudres DOT, PLUS and MINUP are internally called by EXPECT to evaluate the occurrence probability for a simple AND, simple OR and higher order prime module, given the set of occurrence probability values for all the inputs to the module. Moreover procedure MINUP is also called by IMPORT-ANCE to evaluate the Vesely-Fussell importance value for events which are inputs to a higher order module.

Given the occurrence probabilities for the set of inputs to a simple gate PROP structure (Figure 3.36), the probability of occurrence for the modular gate event will be given by

OR gate:
$$P(M) = PLUS(C_1, C_2, \dots, C_nM_1, \dots M_p)$$

AND gate: $PCM = DOT(C_1, C_2, \dots, C_n, M_1, \dots, M_p)$

In its present form procedure PLUS uses the rare-event approximation to evaluate OR gate modular event probabilities. Thus

PLUS
$$(C_1, C_2, \dots, C_n, M_1, \dots, M_P) = \Sigma P_1 + \Sigma P_M_1$$


 $i=1$ $i=1$

while


n P
DOT
$$(C_1, C_2, \dots, C_n, M_1, M_2, \dots, M_p = (\Pi P_i)(\Pi P_M_i)$$

Procedures PLUS and DOT are given by the following statements.

71	1	0	PLUS: PROC (DAT, EXA) ;
72	2	0	DECLARE BAT POINTER;
73	2	0	DECLARR EXA LABEL;
74	2	0	PT=BAT:
75	2	Ō	REX=0:
76	2	0	IF (PROP.LIM=1 & PROP.TIL(1)=0) THEN GO TO PLUA;
77	2	0	DO J=1 TO PROP.LIN:
78		1	REX=REX+STATE(1, PROP.TIL(J)):
79	2	1	END:
80	2 2 2 2 2 2 2 2	0	PLUA: IF (PROP. MIN=1 & PROP. PIN(1) =NULL) THEN GO TO PLUB;
81	2	Q	DO J=1 TO PROP.MIN;
82	2	1	IF (PBOP. PIN (J) -> PROP. NOST -= NULL) THEN DO;
83	2	2	PR=PROP. PIN (J) -> PROP. HOST;
- 84	2	2	REX=PEX+PER.REL(1);
95	2	2	END;
86	2	1	ELSE RPX=RPX+PROP.PIN (J) ->PROP.BEL (1);
87	2	1	END;
88	2	0	PLUB: PROP. NEL(1) = R PX;
89	2	0	GO TO EXA;
90	2	0	END PLUS;
91	1	0	DOT: PROC (BAT, EXA);
92	2	0	DECLARE DAT POINTER;
93	2	0	DECLAPE PXA LABEL:
94	2	0	PT=RAT;



 $P(M) = PLUS(c_1, \dots, c_n, M_1, \dots, M_p)$





SIMPLE GATE MODULAR OCCURRENCE PROBABILITIES

95	2	0	REX=1;
96	2	0	IF (PROP.LIN=1 & PROP.TIL(1)=0) THEN GO TO DOTA;
97	2	0	DO J=1 TO PROP. LIN;
98	2	1	REX=REX*STATE(1, PROP.TIL(J));
99	2	1	END:
100	2	0	
10 1	2	0	DOTA: IF (PROP.MIN=1 & PEOP.PIM(1)=NULL) THEN GO TO DOTS; DO J=1 TO PROP.MIN;
102	2	1	
103	2	2	IF (PROP.PIN(J)->PROP.NOST-=NOLL) THEN DO: PR=PROP.FIN(J)->PROP.NOST:
104	2	2	REX=REX+PER. REL(1):
105	2	2	END:
106	2	1	
107	2	1	RLSE REXTREXTROP.PIN(J) -> PROP.REL(1); END:
108	2	ò	POTB: PROP.REL(1) = REX:
-		-	· · · · · · · · · · · · · · · · · · ·
109	2	0	GO TO PXA:
110	2	0	END DOT:

Since higher order modular structures (Figure 3.37) are characterized by a set of modular minimal cut-sets, their occurrence probability may be evaluated using the minimal cut upper bound in its rare-event approximation form (Equation 2.15) i.e.,


$$P(M_{o}) \leq \sum_{j=1}^{N_{k}} \prod_{i \in K_{j}} P_{i} = MINUP(r_{1}, \dots, r_{n}, M_{o}, M_{1}, \dots, M_{w})$$

with N_k = total number of cut-sets associated with the prime gate. Given the occurrence probabilities for each input to the prime gate, procedure EXPECT will store these values in a structure QER defined by

- 1 QER BASED (AT),
- 2 QEL FIXED BINARY,

2 QU (LARG REFER (QER.QEL)) FLOAT;

with PER.DEXTER = AT for the PER structure associated with a particular prime moduel. Procedure MINUP will then use the QER.QU(1) (I = 1,2,...,LARG) values coupled with the set of MICS VECTORS for the prime module to evaluate its occurrence probability as follows:



$$P(M) = MINUP(r_1, r_2, \dots, M_0, M_1, \dots, M_w)$$

FIGURE 3.37

PRIME GATE MODULAR OCCURRENCE PROBABILITY

			/* RELIABILITY CALCULATION */
			/* MINUP */
45	1	0	MINUP: PROC(EX);
46	2	0	DECLARE EX FIXED;
47	2	0	PR=TIERPA;
48	2	0	VIT=PER.HECTOR;
49	2	0	LABG=VIT->VECTOR.LORO;
50	2	0	REY=0;
51	2	0	DO WHILF (VIT-=NULL);
52	2		REX=1;
53	2	1 1 1	VT=VIT:
54	2	1	DO EL=1 TO LARG;
55	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		POW=SUBSTR (VECTOP.COMP, EL. 1);
56	2	2 2 3 3 3	IF EL=EX THEN DO;
57	2	ĩ	IF POW="O'B THEN REX=0;
58	2	1	ELSE GO TO NUB;
59	2	2	GO TO NUP;
72			
60	2	3 2 2 2 2 2 2 1	END;
61	2	2	NUB: IF (POW='1'B) THEN NOW=1:
62	2	2	ELSE NOW=0;
63	2	2	REM=QER.OU(EL);
64	2	2	IF (REM=0 & NOW=0) THEN REM=1;
65	2	2.	REX=REX+ (REM++NOW) ;
66	2	2.	END:
57	2 2 2 2 2 2 2 2 2 2 2	1	NUP: REY=REY+REX;
68	2	1	VIT=VIT->FLOOR;
69	2	1	END:
	2	0	END AINUP:
70	. 4	U.	

As shown in Sections III.15 and III.16, each time procedure MINUP is called by EXPECT, variable EX equals zero. However whenever MINUP is called by the IMPORTANCE procedure, to evaluate nested gate and replicated event Vesely-Fussell importances, the value of EX is always different from zero.

Procedure MINUP essentially consists of a DO loop in which pointer VT successively locate a different MICS VECTOR for the prime gate module. The contribution of each vector to the minimal cut upper bound is found by multiplying the occurrence probabilities (QER.QU(EL)) corresponding to non-zero bits in the vector (i.e. POW=SUBSTR(VECTOR.COMP,EL,1) \neq '0'B). Finally all the vector contributions are added together (REY=REY + REX) to obtain the rare-event approximation to the minimal cut-set upper bound. Notice however that that when EX is different from zero, only those contributions coming from a vector which has a 'l' bit in the EX-th location are added together (IF POW = 'Q'B THEN REX = 0;).

III.15. EXPECT

Modular occurrence probabilities are easily computed by procedure EXPECT following the same order in which the modules were originally created by procedure MODULAR. Each time a PROP structure was crested in MODULA, its pointer location was stored in array EOST(IB) and variable IB was increased by one. Hence the set of modular occurrence probabilities are computed in the desired order by means of the DO LOOP

> DO I = 1 to IB; CAT = BOST(I); PT = CAT; ... ESTA END;

For the case of simple AND and OR gate modules, their occurrence probabilities are easily evaluated using the statements

CALL DOT(CAT, ESTA);

and

CALL PLUS(CAT, ESTA);

where the values for the modular input occurrence probabilities

are guaranteed to have been previously evaluated by EXPECT because of its recursive computational ordering (DO I = 1 to IB;).

Particular care must however be taken for the case of higher order modular structures (Figure 3.37). For this case BOOLEAN first allocated the PROP structure associated with the parent gate (M_0) and later on allocated the set of PROP structures associated with each of the nested gates $(M_1, M_2, ..., M_n)$ included in the higher order module.

As explained in Section III.14, EXPECT calls procedure MINUP(EX) (EX = 0) to compute the higher order gate occurrence probability (PER.REL(1)). However to make this evaluation possible, it is necessary that EXPECT previously (a) compute the set of occurrence probabilities corresponding to each nested simple gate PROP structure (WEST = total number of nested gates) by calling procedures DOT and PLUS, and that (b) QER.QU(J) (J = 1,2,...,LARG; LARG = NUM + WEST + 1) be assigned the set of values associated with each replicated event and nested gate module contained in the prime gate module.

This set of tasks are performed by EXPECT through the following statements:

111	1	0	
	1	0	EXPECT: PROC:
112	2	0	DO I=1 TO IB;
113	2	1	CAT=BOST(I):
114	2	1	PT=CAT:
115	2	1	IF (PROP.HOST-=NULL) THEN GO TO CUTS;
116	2	1	IP PROP.VALUE=1 THEN CALL DOT(CAT,ESTA);
117	2	1	IP PROP.VALUE=2 THEN CALL PLUS (CAT, ESTA) ;
118	2	1	CUTS: IF (PROP.VALUE <= 2) THEN EYE=1:
	2		
119	2	1	else eye=0;
120	2	1	PR=PROP-HOST:
121	2	1	TIERRA=PR:
	1		•
122	2	1	NUB=PER. RAM;
123	2	1	IF (NUD=1 6 PER.TAR(1)=0) THEN NUM=0;
124	2	1	ELSE NUM=NUB:
125	2	1	WEST=PER.LEAL:
	4		
126	2	1	IF (WEST=1 & PER.JIN(1)=0) THFN NEZT=0;
127	2	1	ELSE NEZT=VEST:
128	2	1	IF EYE=O THEN LARG=NUM+NEZT:
129	2		
	2	1	ELSE LARG=NUM+NEZT+1;
130	2	1	ALLOCATE QER;
131	2	1	PER. DEXTER=OT:
132	2	1	IF EYE=0 THEN GO TO CUTA;
132	4	.,	
	_		/* ASYMMERTIC CASE */
133	2	1	DO J=1 TO NUM;
134	2	2	MA=PER.TAR(J):
135	2	2	
			DA=-CEIL (-HA/10000);
136	2	2	JA=-CEIL (-MA/1000);
137	2	2	JAK=JA-10=DA:
138	2	2	NA=MA- (1000) +JA;
139	2	2 2 3 3	IF (JAK=0 JAK=1) THEN DO:
	~	4	
140	2	ک	$QER_OU(J) = STATD(1, NA);$
14 1	2	3	END:
142	2	2	IF (JAK=2) THEN DO:
14.3	2	3	
-			QER.OU(J) = 1 - STATD(1, NA);
144	2	3	END;
145	2	2	IP (JAK=9) THEN DO:
146	2	. 3	DO IX=1 TO RMOD;
147			
	2	4	IF (TRIM (IX) = MA) THEN GO TO XUTA;
148	2	4	END;
149	2	3	XUTA: APT=PRIN(IX);
150	2	3	IF (AP. SPIT->PROP.HOST-=NULL) THEN DO;
	2		
151	2	4	PR=AP.SPIT->PROP.HOST;
152	2	4	$STATD(1, NA) = PER \cdot REL(1);$
153	2	4	PR=TTERRA:
154	2 2	4	END:
	2		
155	2	3	ELSE STATD(1, NA) = AP. SPIT->PROP.REL(1):
156	2	3	$QER_OU(J) = STATD(1, NA);$

SALES AND DEPARTMENT OF SALES

PL/I OPTIMIZING COMPILER

NUMERO: PROCEDURE;

STAT LEV NT

1

157	2	3	PUT EDIT('REP HODULE=', NA, 'REL=', STATD(1, NA))
	_	_	(SKIP(1), A(11), P(5), X(2), A(4), B(18,6));
158	2	3	END;
159	2	2	ENC:
160	2	1	IF PROP. VALUE=1 THEN CALL DOT (CAT, ELSA);
161	2	1	IF PROP. VALUE=2 THEN CALL PLUS (CAT, ELSA);
162	2	1	ELSA: PUT SKIP LIST('PATRIARCU SUBMODULE');
163	2	1	PUT EDIT('NODULE NAME=', PROP. NAME, 'REL=', PROP. BEL(1))
			(SKIP(1),A(12),F(5),X(2),A(4),E(18,6));
164	2	1	QER.QU(NIN+1)=PROP.REL(1);
165	2	1	BAT=PT;
16.6	2	1	DO INSTAN TO IANEZT:
167	2	2	LAD=BOST(IN);
168	2	2	PT=LAO;
1.6 9	2	2	IF PROP.VALUE=1 THEN CALL DOT(LAD,ELNA);
170	2	2	IF PROP.VALUE=2 THEN CALL PLUS(LAD,ELNA);
171	2	2	ELMA: PUT SKIP LIST('NESTED MODULE') ;
172	2	2	PUT EDIT ('NODULE NAME=', PROP.NAME, 'REL=', PROP. REL (1))
			(SKIP(1), A (12), P(5), X (2), A (4), E (18,6));
173	2	2	$QER_QU(NUM+1+IN-I) = PROP_RPL(1);$
174	• 2	2	END;
175	2	1	EX≠0;
176	2	1	CALL HINDP(EX);
177	2	1	PER. REL(1) = REY;
178	2	1	PUT SKIP LIST ("PATRIARCH MODULS");
179	2	1	I=I+NEZT:
180	2	1	PT=BAT:
18 1	2	1	PUT EDIT ('NODULE NAMER', PROP. NAME, 'PEL=', PER. REL (1))
			(SKIP(1), A(12), P(5), X(2), A(4), B(18, 6));
18 2	2	1	GO TO EZTA:
-	-		/* SYMMETRIC CASE */
183	2	1	CUTA: PROP. R EL (1) =0:
184	2	i	BXT=PT;
185	2	1	IF NUM=0 THEN GO TO CUTB:
186	2	1	DO J=1 TO NUN;
187	2	2	QFR. QU (J) = STATE (1, FEF. TAR (J));
188	2	2	END:
189	2	î	CUTB: IF NEZT=0 THEN GO TO CUTC:
190	2	1	DO IX=NUN+1 TO NUN+NEZT:
191	2	2	PT=PER.KIN(IX-NUM);
192	ź	ź	
193	2	ź	IF (Prop.Host=null) Turn Off.QT((X)=Prop.rel(1); ElseQfr.QT((X)=Prop.Host->Pff.rtl(1);
194	2	2	
195	2	1	CUTC: EX=0:
195	2	1	
197	2	1	CALL MINUP(XX);
198	2		PEP-REL(1)=PEY;
198	2	1 1	PT=BAT; DPOD AFT(1) - DFT-
200	2	1	PROP.REL(1) = REY;
200	6	4	PUT SKIP LIST ('SYMM SUPTEMODULF');

PL/I OPT	IMIZ:	ING	COMPILER NUMERO: PROCEDURE;
SINT	LEV	NT	
20 1	2	t	PUT EDIT('HODULE NAME=', PROP.NAME, 'REL=', PER.REL(1)) (SRIP(1), A(12), F(5), X(2), A(4), E(18,6));
202	2	1	GO TO FZTA:
203	2	1	ESTA: PUT SKIP LIST ('FREE MODULE');
204	2	1	PUT EDIT ('MODULE NAME=', PROP. NAME, 'REL=', PROP. REL(1)) (SKIP(1), λ(12), F(5), X(2), λ(4), E(18,6));
205	2	1	FZTA: END:
206	2	0	END EXPECT:

For the pressure tank fault tree example procedure EXPECT computes the modular and top event occurrence probabilities in the following steps

STEP 1

Symmetric higher order module M₉

$$\begin{array}{rcl}
 & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ &$$

STEP 2 (a) Parent gate sub-module M₁

$$M_{1} = \{1, 2, 3, 4; U\}$$

$$P_{1} = 10^{-8} , P_{2} = P_{3} = P_{4} = 10^{-5}$$

$$\Rightarrow P_{M_{1}} = 3.001 \times 10^{-5}$$

(b) Nested gate module
$$M_{L}$$

 $M_{\mu} = \{M_{g}\}$
 $\Rightarrow P_{M_{\mu}} = 3 \times 10^{-10}$

(c) Nested gate module
$$M_5$$

 $M_5 = \{5, 6, 7, 8, 9, 10; U\}$
 $P_5 = P_6 = P_7 = P_8 = P_9 = P_{10} = 10^{-5}$
 $\Rightarrow P_{M_5} = 6 \times 10^{-5}$

STEP 3 Top tree event higher order module M

$$Y^{B} = (Y_{r}, Y_{M_{1}}, Y_{M_{4}}, Y_{M_{5}})$$

$$K_{1} = (0, 1, 0, 0)$$

$$K_{2} = (1, 0, 0, 0)$$

$$K_{3} = (0, 0, 1, 1)$$

$$(r = 30001) P_{r} = 10^{-5}$$

$$\Rightarrow P(TOP) = 4.001 \times 10^{-5}$$

III.16 IMPORTANCE

Procedure IMPORTANCE evaluates the Vesely-Fussell importance $(I^{V.F.})$ for every modular event and every basic component in the fault tree. IMPORTANCE performs this evaluation by starting at the top tree gate event $(I_{TOP}^{V.F.} = 1)$ and proceeding down to the bottom branch modules of the tree by means of the modular importance chain-rule (See Section II.5.4.)

For the case of simple AND and OR gate modules, the modular importance chain rule takes the forms

AND gate:
$$I_{C_{1}}^{V.F.} = I_{M}^{V.F.}$$
 (i = 1,2,...,n)
 $I_{M_{1}}^{V.F.} = I_{M}^{V.F.}$ (i = 1,2,...,n)
OR gate: $I_{C_{1}}^{V.F.} = I_{M}^{V.F.}$ $(\frac{P_{1}}{P_{M}})$ (i = 1,2,...,n)
 $I_{M_{1}}^{V.F.} = I_{M}^{V.F.}$ $(\frac{P_{M_{1}}}{P_{M}})$ (i = 1,3,...,P)

For an AND gate module, all its inputs have the same importance as the module since the probability that any input has failed given that the AND gate module has failed equals one. However for an OR gate, the probability that a given input is in a failed state given that the OR gate has failed is equal to

$$\frac{P(\text{input has failed})}{P_{M}}$$

Notice that the required modular occurrence probabilities $(P_{M} \text{ and } P_{M_{i}})$ were previously computed by EXPECT. For the case of higher order modular gates (Figure 3.37) the modular importance chain rule in the rare-event approximation takes the form

$$I_{r_{1}}^{V.F.} = I_{M}^{V.F.} \left(\frac{j, r_{1} \in K_{j}}{P(M)} \right) (i = 1, ..., n)$$

$$I_{M_{1}}^{V.F.} = I_{M}^{V.F.} \left(\frac{j, M_{1} \in K_{j}}{P(M)} \right) (i = 0, 1, ..., u)$$
with $P(M) = \sum_{j=1}^{V} P(K_{j})$

It should be recalled that the occurrence probability for a higher order module P(M) was computed in EXPECT by calling procedure MINUP(EX) with EX = 0. Nevertheless the expression appearing in the numerator

$$\Sigma P(K_j)$$

$$j,x \in K_j \qquad (x = r_i \text{ or } M_i)$$

is yet to be evaluated by IMPORTANCE. To this end procedure MINUP(EX) will be called with variable EX locating the position in the VECTOR.COMP bit-string which corresponds to input x (See Section III.14).

Procedure IMPORTANCE starts out by assigning importance values to all modular and component inputs to the top gate event (First generation), and at the same time stores in array OLM(BUM) all the pointer locations for the modular gate inputs to the top gate module. This task is performed for simple and prime gate top event modules by the following statements

IMPORTANCE /* (VESELI- FUSSELL) */ INPORTANCE: PROC: BUG=1; PT=STORK; IF PROP.HOST-=NULL THEN GO TO IMA: BUM=PROP.MIN: ALLOCATE OLA (BUM) ; OLM=PROP.PIN: PROP. BEL (2) =1; PUT EDIT('NODULE=', PROP.NAME,'INP=', PROP.REL(2))
(SKIP(1), A(7), P(5), A(4), E(18,6));
IF PROP.VALUE=1 THEN DO; IF (PLOP-LIN=1 5 PROP.TIL(1)=0) THEN GO TO IME: DO I=1 TO PROP.LLN: 2 STATE(2, PROP.TIL(I)) =1; END; END; IF PROP.VALUE=2 THEN DO; IF (PROP.LIM=1 & PROP.TTL(1)=0) THEN GO TO INE; DO I=1 TO PROP.LIM; STATE(2, PROP. TIL(I)) = STATE(1, PROP. TIL(I)) / PROP. BEL(1); END; END; GO TO INE; /* CUT SET CASE */ INA: PR=PROP.HOST; IF (PROP.MIM=1 & PROP.PIM(1)=NULL) THEN DO; BITH=0; BUN=0; END; ELSE DO; 2.34 BUM=PROP.MIN; BUN=1; END: BUM=BUM+PER.LEAL: BUZ=BUN; DO IK=1 TO PER.RAT; 2 2.39 2 NA=PER. TAB (IK) ; DA=-CEIL (-MA/10000); JA=-CEIL (-MA/1000); JAK=JA-10=DA:

PL/I OPTIMIZING COMPILER

NUMERO: PROCEDURE;

STAT LEY NT

245	2	1	IF JAK=9 THEN DO:
246	2	ż	BUN=BUN+1;
247	2	2	END;
248	2	1	END:
249	2	ò	BU7=BU7-BUZ:
250	5	ŏ	ALLOCATE OLH (BUN) ;
251	2 2	ŏ	IF BUN=0 THEN DO:
	2	-	
252	4	1	
253	2	1	GO TO IMAO;
254	2	1	END;
255	2	0	DO I=1 TO PROP.MIN;
256	2	1	OLM (T) = PROP. PIN (I);
257	2	1	END:
258	2	0	INAO: DO IL=I+1 TO BUM-BUZ;
259	2	1	OLM (IL) = PER. KIN (IL-I);
260	2	1	END;
261	2	0	IF (BU7=0) THEN DO:
262	2	1	DO IN=1 TO PER. RAM;
263	2	2	MA=PER. TAR (IK);
264	2	2	DA=-CEIL (-MA/10000) ;
265	2	22	JA=-CRIL (-NA/1000);
266	2	Ž	JAK=JA-10+DA:
267	2	2	IF (JAK=9) THEN DO:
268	2	3	DO $IX=1$ TC RNOD;
269	2	ų	IF (TRIM(IX)=NA) THEN GO TO TMA4;
270	ž	4	END:
271	2	j	
272	2	3	
212	4	J	PUT EDIT ('INDEX=',IL,'PROP=',ULM (IL) ->PROP.NAME)
273	•	•	(SKIP(1),λ(6),P(5),Λ(5),F(5));
	2	3	IL=IL+1;
274	2	3	END;
275	2	2	END;
276	2	1	END;
277	2	0	PER.REL(2) = 1;
278	2	0	PUT EDIT ('PATR=', FROP. NAME, 'IMP=', PER. BEL(2))
			(SKIP(1), A(5); P(5), A(4), E(18, 6));
279	2	0	IF PROP. VALUED2 THEN GO TO TNA2;
280	2	0	IF PROP. VALUE=1 THEN DO;
28.1	2	1	IF (PROP.LIN=1 & PROP.TIL(1)=0) THEN DO :
282	2	2	$PROP_RSL(2) = 0;$
283	2	2	GO TO LMA1;
284	2	2	END:
285	ž	1	PROP R BL(2) = 1;
286	2	1	DO I=1 TO PROP.LIM:
287	2	ż	STATE (2, PROP. TIL (1)) =1;
298	2	2	END:
289	ž	1	END:
290	2	0	IE PROP.VALUE=2 THEN DO:
290	2	1	IF (PROPLIM=1 & PROPLITI(1)=0) THEN DO;
271	4	•	re function a construction and then bot

PL/1 OPTIMIZING COMPILER

.

NUMERO: PROCEDURE:

STMT LEV NT PROP.REL(2) = 0;GO TO INAT: END: PBOP.REL(2) = PROP.REL(1) / PER.REL(1); CO I=1 TC PROP.LIN; STATE(2, PROP.TIL(I)) = STATE(1, PROP.TIL(I)) /PER. REL(1); END; END; IMA1: DO I=1 TO PER.RAM: EX=I: TIERRA=PR; QT=PFR. PPXTFR; CALL MINUP(EX); PUT EDIT ('I=',I,'PER.TAR=', PER.TAR(I), 'RRY=', RRY) (SKIP(2), A(2), F(5), A(8), F(5), A(4), F(18, 6));MA-PER. TAR(I); DA=-CEIL (-MA/10000) : JA=-CEIL (-MA/1000) ; $J\lambda K=J\lambda-10=D\lambda$; NA=MA-(1000) *JA; IF (JAK \rightarrow =2) THEN STATD(2,NA)=REY/PER.RFL(1); IF (JAK=2) THEN DO; J10 SNOT=RFY/PER.BEL(1); PUT EDIT ('NOTSTATE=', MA; 'IMP=', SNOT) (SKIP(2), A(9), F(5), X(2), A(4), E(18,6)); END: ENC; GO TO IME; /* SYMMETRIC */ CASE IHA2: PROP. REL (2) =0; IF (PER.RAM=1 & PER.TAR(1)=0) THEN GO TO IME; ELSE DO I=1 TO PER.RAN; EX=I: TIPRPA=PR; QT=PFR. DEXTER; CALL MINUP(EX); PUT EDIT('I=',I,'PER.TAR=',PER.TAR(I),'REY=',REY) (SKIP(2),A(2),F(5),A(8),F(5),A(4),E(18,6)); STATE(2,PER.TAR(I))=REY; END; GO TO IME:

At this point IMPORTANCE is ready to assign importance values to the second generation of fault tree inputs, and at the same time storing the pointers locating the second generation modules. This process will then be continued on until a generation (last generation) is found which contains no modular inputs (i.e., no-gates). IMPORTANCE performs this task by means of a DO LOOP which stops when the last generation is found (=> BUG = 0).

Each generation of modules GOLD(BUG) is created by passing on the old values of array OLM(BUM) found in the previous sweep. Moreover, a new generation of module pointers is created and assigned to OLM(BUM) with the following statements

			/* LOOP STARTS HERE */
329	2	0	INE: DO WHILE(BUG~=0);
330	2 2	1	BUG=BUN:
331	2	1	PUT LIST ('RUG=',RUG);
332	2	1	IF (BUG=0) THEN GO TO INE;
333	2 2 2 2 2 2 2 2 2	1	ALLOCATE GOLD (BUG) ;
334	2	1	DO I=1 TO BUG;
335	2	1 2 -	GOLD(I) = OLH(I);
336	2	2	PUT EDIT('GOLD=',I,'PROP=',GULD(I)->PROP.NAME)
			(SKIP(1), A(5), F(5), A(5), F(5));
337	2	2	END
338	2 2	1	FRFF. OLA:
339		1	807=0:
340	2	1	DO I=1 TO BUG:
341	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	2	PT=GOLD(I):
342	2	2	IP PROP. HOST=NULL THEN DO:
343	2	2 2 3 3	IF (PROP.MIN=1 6 PROP.PIM(1)=NULL) THEN GO TO IME3;
34.4	2	3	ELSE BIM=BIM+PROP.XIN:
345	2	3	GO TO INE3:
346	2	3	END
347	2	332	ELSE PR=PROP.HOST:
348	2	2	IF (PROP. MIN=1 & PROP. PIN(1) = NULL) THEN GO TO INE2;
349	2	22	ELSE BUM=BUM+PROP.MIM;
350	2	2	INE2: IF (PER.LEAL=1 & PEP.KIM(1)=NULL) THEN GO TO INE1;
351	2	2 2	ELSE BUM=BUM+PER_LEAL;
352	2	2	INE1: DO IX=1 TO PER.RAN;
353	2	3	MA=PER.TAR(IX);
354	2	3	DA=-CEIL (-MA/19000);
355	2	3	JA=-CEIL (-HA/1000);
356	2 2 2 2 2	3	JAK=JA- 10+DA;
357	2	3	IF JAK=9 THEN DO;

PARTICULAR OF A DESCRIPTION

358	2	4	BUM=BUM+1:
359	2	4	END;
360	2	3	END;
36 <u>1</u> 362	2 2	2	INE3: END; IF BUN=0 THEN GO TO IMI3;
363	2	1	ALLOCATE OLN (BUN);
364	2	1	IL=0;
36 5	2	1	DO I=1 TO BUG;
366	2	2	PT=GOLD(I);
367 368	2 2	2 3	IF PROP.HOST=NULL THEN DO; IF (PROP.MIM=1 & PROP.PIM(1)=NULL) THEN GO TO IMI4;
369	2	3	DO IT=1 TO PROP.MIN;
370	2	4	
371	2	4	OLM (IL) = PROP. PIM (IT) ;
372	2	4	END;
373	2	3	GO TO IMI4;
374	2	3	END;
375 376	2 2	2 2	ELSE PR=PROP.HOST; PUT EDIT('HOST','PROP=',PROP.HAME)
370	~	4	$(SKIP(1), \lambda(4), \lambda(5), F(5));$
377	2	2	IF (PROP.MIM=1 & PROP.PIM(1)=HULL) THEN GO TO IMI2;
378	2	2	DO IT=1 TO PROP.MIM;
379	2	3	IL=IL+1;
380	2	3	OLM (IL) ≥PROP.PIN (IT) ;
381	2	3	END; IMIZ: IF (PER.LEAL=1 & PFR.KIM(1)=NULL) THEN GO TO IMI1;
382	2	2	•
383	2 2	2	DO ITEI TO PERSCEAL:
384 385	2	3	IL=IL+1; Olm(IL)=PFR.KIM(IT);
385	2	3	
387	2	2	INII: DO IK=1 TO PER.RAN;
398	2	3	MA=PFR.TAR(TK);
389	2	3	DA = -CEIL(-NA/10000);
390	2	3	JA = -CEIL(-MA/1000);
391	2 2	3 3	JAK=JA-10+DA; IF JAK=9 THEN DO;
392 393	2	4	DO IX=1 TO RMOD;
394	2		IF (TRIN(IX) =MA) THEN GO TO INK1;
395	2		END;
396	2		IMK1: OLM(IL+1) = PPIN(IXT->AP.SPIT;
397	2		IL=IL+1;
398	2		END;
399 400	2		END; Imi4: EnD;
-11	au		ion, the set of basic component and modular gate
			and modular gate
TUE	Jut	s t	o the older generation of modules pointed at by
0.01		- \	in of modules pointed at by
GOT	JD (.	E)	are assigned importance values with the following
			i stands values with the following
sta	ter	nen	ts
	~		/* ASSIGN IMPORTANCES OF OLDER GENERATION */
401 402	2	1 2	INLS: DO I=1 TO BNG;
403	2	2	PT=GOLD(I);
404	2		CAT=PROP.ROOT: IF (CAT->PROP.TIPO=0) THEN DO:
405	2	3	APT=CAT;
406	2		SA=AP. NAP:
407	2	3	JA =-CFIL (-MA/1000);
408 409	2 2	3	$\lambda = \lambda + $
410	2	3 4	IF (PPOP. HOST-=NULL) THEN DO ;
411	2		PR=PROP.HOST; TTERPI=DP.
412	2		TIERRA=PP; QT=PER. DFXTER;
413	2	4	PER. REL (2) = STATD (2, NA);
414	2		GO TO INK3:
415 416	2		END;
- 10	2	3	ELSE PROP.REL(2) = STATD(2,NA);

.

.

. •

۰.

256

.

٤.

• -

GO TO INK2; END; IF CAT->PROP.HOST-=NULL THEN GO TO EMA2: IP PROP. HOST-=NULL THEN GO TO ENAI: IP CAT->PROP.VALUE=1 THEN PROP.REL(2)=CAT->PROP.REL(2); INK4: ELSE PROP. REL (2) = PPOP. REL (1) +CAT->PROP. REL (2) /CAT->PROP. REL (1) ; IF PROP. VALUE=1 THEN DO: INK2: IF (PROP.LIN=1 & PROP.TIL(1)=0) THEN GO TO ANE: DO IT=1 TO PROP.LIN; STATE(2, PROP.TIL(IT)) =PROP.REL(2); u . • /1 END: GO TO ANE: END; ELSE DO: IF (PPOP.LIM=1 & PROP.TIL (1)=0) THEN GO TO AME: DO IT=1 TO PROP.LIN: STATE (2, PROP. TIL (IT)) = STATE (1, PROP. TIL (IT)) * PROP. REL (2) / PROP. REL (1) : <u>u</u> END; GO TO ANE; END; EMA1: PR=PROP.HOST: TIERRA=PR; QT=PER.DEXTER; IF CAT->PROP.VALUF=1 THEN PRR.BEL(2) =CAT->PROP.BEL(2); ELSE PER.REL (2) =PEB.REL (1) *CAT->PROP.REL (2) /CAT->PROP.REL (1); IF PROP.VALUE=1 THEN DO: 44 2 INK.3: (PROP.LIM=1 & PROP.TIL(1)=0) THPN DO: IP-PROP. REL (2) =0; GO TO ENEI: L. END; U. ELSE PROP.REL (2) = PER. BEL (2) ; DO IT=1 TO PROP.LIN: STATE(2, PROP. TIL(IT)) = PROP. REL(2); a ENC; GO TO EMET: END; IF PROP. VALUE=2 THEN DO; IF (PROP.LIM=1 & PROP.TIL(1)=0) THEN DO: PROP.REL (2) =0; GO TO EMET: END; ELSE PROP.REL (2) = PER.REL (2) + PROP. REL (1) / PER. REL (1); DO IT=1 TO PROP.LIN; STATE(2, PROP.TIL(IT)) = STATE(1, PROP.TIL(IT)) * PROP.REL(2)/ PROP.REL (1); END; GO TO EMET: END; IF PROP.VALUE>2 THEN DO; PROP.R #1. (2) =0; IF (PER.RAM=1 & PEF.TAR(1)=0) THEN GO TO AME: DO IT=1 TO PER.RAM; EX=IT; CALL MINUP(EX); STATE (2, PER. TAR (IT)) = REY*PER. REL (2) /PER. REL (1); u END: GO TO AME; END; EEE1: DO IT=1 TO PER.RAM: EX#IT; CALL MINUP(EX); MA=PER.TAR(IT);

......

.

-.- -

.

. 478	2	3	DA=-CEIL (-HA/10000);
479	ž	· 3	JA = -CEIL(-MA/1000);
480	2	ž	JAK=JA-10*DA:
481	2	3	NA=MA-1000+JA;
482	2	3	IF $(JAK \rightarrow 2)$ THEN STATD $(2, NA) = REY \rightarrow PER.REL(2) / PER.REL(1)$;
483	2	3	IF JAK=2 THEN DO:
484	2	4	SNOT≠RFY #PER。RFL (2)/PER。RFL (1):
485	2	4	PUT EDIT('NOTSTATE=',MA,'IMP=',SNOT)
			(SKIP(2), A (9), F (5), X (2), A (4), F (18,6));
486	2	4	END
487	2	3	· · ·
		-	END;
488	2	2	GO TO AME;
			/* NESTED CASE */
489	2	2	EAA2: PR=CAT->PROP.ROST;
490	2	2	TIERRA=PP;
491	2	2	QT=PFR.DEXTER:
492	2	2	DO IT=1 TO PER.LEAL:
493	2	3	IF PER.KIN(IT) =GOLD(I) THEN GO TO BMA3;
494	2	3	END:
49.5	2	2	GO TO IMK4;
496	2	2	ENA3: IF CAT->PROP.VALUF<=? THEN EX=IT+1+PER.RAM:
497	2	· 2	ELSE IF (PER.RAM=1 & PPR.TAR(1)=0) THEN EX=IT:
498	2	2	ELSE EX=IT+PER.RAM;
499	2	2	CALL MINUP(EX);
` 500	2	2	IF (PROP.HOST -= NULL) THEY DO:
501	2	3	PROP.HOST->PEP. REL (2) =RET*PER. REL (2) /PEP. REL (1):
502	2	3	PR=PROP. HOST:
503	2	3	TIERRX=PR;
504	2	3	QT=PFR.CEXIFF;
505	2	3	GO TO INK3;
505	2	3	BND:
507	2	2	ELSE PROP.REL(2) = REY*PER.RFL(2) / PER.PEL(1);
578	2	2	IP PROP.VALUE=1 THEN DO;
509	2	3	IF (PROP.LIM=1 & PROP.TIL(1)=0) THEN GO TO ANE:
510	2	3	ELSE DO IT=1 TO FROP.LIM:
511		4	- ·
	2		STATE(2, PROP. TIL(IT))=PROP. REL(2);
512	2	4	ENO;
513	2	3	BND
514	2	2	IP PROP-VALUE=2 THEN DO:
515	2	3	IF (PROP.LIM=1 & PROP.TIL(1)=0) THEN GO TO AME:
516	2	3	RLSE DO IT=1 TO PROP.LTM:
517	2	ą	STATE (2, PROP. TIL (IT)) = STATE (1, PROP. TIL (IT)) + PROP. REL (2) /
••••	-	•	PROP. RFL (1) :
518	2	4	
519			END
-	2	3	END
520	2	2	ANE: END;
521	2	1	FREE GOLD;
522	2	1	END;
523	2	0	PUT SKIP(2) LIST('VESFLY-FUSSPLL INPOPTANCES');
524	2	0	PUT SKIP(2) LIST('FREE EVENTS');
525	2	0	DO I=1 TO FUN;
526	2	1	PUT SKIP DATA (I, STATE (2, I));
527	2	i	END:
528	ź		
		0	PUT SKIP(2) LIST('REPLICATED EVENTS');
529	2	0	DO I=1 TO DUN;
530	2	1	PUT SKIP DATA(I,STATD(2,I));
531	2	1	END;
532	2	0	PUT SKIP(2) LIST('MODULES');
533	2	0	DO I=1 TO IB:
534	2	1	PT=BOST(I):
535	2	i	
	•	1	PUT EDIT ('MODULE NAME=', PROP. NAME, 'THP=', PROP. REL (2))
536	n	•	(SKIP(1), A(12), P(5), X(2), A(4), P(18,6));
	2	1	IF (PROP. HOST-=NULL) THEN DO;
537	2	2	PUT EDIT ('IMP=', PROP. HOST->PER. REL (2))
	-		(X (6) , A (4) , E (18, 6)) ;
538	2	2	EN D;
539	2	1	END:
540	2	0	END IMPORTANCE;
541	1	0	END NUMERO:

-

•

For the pressure tank fault tree example, procedure IMPORTANCE assigns the modular and basic event Vesely-Fussell importance values in the following steps

STEP 1

$$I_{TOP}^{V,F'} = 1$$

$$I_{TOP}^{V,F'} = 1$$

$$I_{T}^{V,F'} = \frac{P_{T}}{P(TOP)} = 2.49937 \times 10^{-1}$$

$$I_{M_{1}}^{V,F'} = \frac{P_{M_{1}}}{P(TOP)} = 7.500625 \times 10^{-1}$$

$$I_{M_{1}}^{V,F'} = I_{M_{5}}^{V,F'} = \frac{P_{M_{4}}P_{M_{5}}}{P(TOP)} = 4.49887 \times 10^{-1}$$

$$I_{M_{4}}^{V,F'} = I_{M_{5}}^{V,F'} = \frac{P_{1}}{P_{M_{1}}} = 2.49937 \times 10^{-4}$$

$$I_{2}^{V,F'} = I_{3}^{V,F'} = I_{4}^{V,F'} = I_{M_{1}}^{V,F'} = 2.49937 \times 10^{-1}$$
STEP 2

$$I_{M_{9}}^{V,F'} = I_{M_{4}}^{V,F'} = 4.49887 \times 10^{-10}$$

$$I_{5}^{V,F'} = I_{6}^{V,F'} = I_{7}^{V,F'} = I_{8}^{V,F'} = I_{9}^{V,F'} = I_{10}^{V,F'} =$$

$$= I_{M_{5}}^{V,F'} \cdot \frac{10^{-5}}{P_{M_{5}}} = 7.49812 \times 10^{-11}$$
STEP 3

$$I_{11}^{V,F'} = I_{12}^{V,F'} = I_{13}^{V,F'} = I_{M_{9}}^{V,F'} = \frac{2x(10^{-5})^{2}}{P_{M_{9}}} = 2.99924 \times 10^{-10}$$

CHAPTER FOUR

NUCLEAR REACTOR SAFETY SYSTEM FAULT TREE EXAMPLES IV.1. Introduction

The PL-MOD code was used to analyze a number of nuclear reactor safety system fault trees, and its performance and results were compared to those obtained using the minimal cut-set generation codes PREP and MOCUS.

The safety systems analyzed included:

- (a) a Triga Scram Circuit [14] fault tree composed of 22 simple AND and OR gates, a 3-out of - 4 symmetric gate, 20 nonreplicated basic events and 2 replicated events.
- (b) A Standby Protective Circuit [13] fault tree composed of 19 gates, 24 non-replicated basic events and 5 replicated basic events.

PL-MOD executed the modularization of the SPC fault tree in a time comparable to that taken by MOCUS (.034 min.) to list the set of 100 minimal cut-sets associated with the fault tree. However, the execution time taken by PREP's deterministic routine COMBO was about 6 times longer (2 min.).

A PWR High Pressure Coolent Injection (c) System [20] reduced fault tree composed of 59 non-replicated gates, 4 replicated modular gates, 142 non-replicated basic components and 9 replicated basic components.

The execution time taken by PL-MOD to modularize this larger tree was about 25 times smaller (.081 min.) than that taken by MOCUS (2.015 min.) to generate the set of 2724 single, double, and triple fault cut-sets associated with the fault tree.

IV.2. Triga Scram Circuit

A simplified diagram of the TRIGA Scram Circuit [14] is shown in Figure 4.1, while Figure 4.2 shows the fault tree describing the possible combination of events causing a failure of the reactor to scram as required when the steady state reactor power exceeds a one megawatt level.

The triga circuit is turned on when an operator pushes the "power-on" switch. An operator key switch is placed in the reset position to momentarily energize relays R19 and R20, which in turn energize relays R7 to R12. The lower "B" contacts of each of the relays receive voltage from one of the corresponding instrument channels, thus maintaining the coils energized. The upper "A" contacts will maintain relay K1 energized and thus





FIGURE 4.1 TRIGA Scram Circuit

-











FIGURE 4.2 TRIGA Scram Fault Tree











provide power to the magnets and solenoid valve. However, when any instrumentation channel interrupts its voltage supply to the corresponding relay, a scram control rod drop should occur due to a de-energized scram magnet or solenoid valve.

For a successful TRIGA reactor shut-down, at least 2 out of the 4 control rods must be inserted in the reactor. Hence G2 is a 3-out of-4 symmetric gate, since it is necessary that 3 out of the 4 control rod drop mechanisms fail to cause a TRIGA scram system failure. Notice that since relay Kl is common to each of the four rod-drop mechanisms, gate G8 may be taken as a direct input to gate G1.

In Table 4.1 the nomenclature identifying each basic event as well as its description and failure rate are given. The failure data are expressed in failures per cycle (there are 300 cycles per year assumed).

The modular structure determined by PL-MOD for the Triga scram fault tree is as follows:

G2: Symmetric 3-out of -4 module

$$Y^B = (Y_{G3}, Y_{G5}, Y_{G6}, Y_7)$$

 $K_1 = (1, 1, 0, 1)$
 $K_2 = (1, 0, 1, 1)$
 $K_3 = (0, 1, 1, 1)$
 $K_4 = (1, 1, 1, 0)$
 $= \{1, 15; U\}$ $G_5 = \{2\}$, $G_6 = \{3\}$, $G_7 = \{4\}$

G3

266 .

TABLE 4.1

TRIGA SCRAM CIRCUIT BASIC EVENT DATA

PL-MOD Identifier	Alphanumeric Identifier	Event Failure Rate Description (Per Cycle)
1	PE-1	Solenoid Valve Fails 10 ⁻⁴ to open
2	PE-2	Electromagnet Safety 10 ⁻⁵ rod shorts to ground
3	PE-3	Electromagnet of Shim 10 ⁻⁵ rod shorts to ground
4	. PE-4	Electromagnet of Regulat-10 ⁻⁵ ing rod shorts to ground
5	PE-5	Kl Contacts fail to open 10^{-5}
6	PE-6	K7A Contacts fail to open 10^{-5}
7	PE-7	K8A contacts fail to open 10^{-5}
8	PE-8	K9A Contacts fail to open 10 ⁻⁵
9	PE-9	K19A Contacts fail to open 10^{-5}
10	PE-10	K19B Contacts fail to open 10^{-5}
11	PE-11	K19C Contacts fail to open 10 ⁻⁵
12	VE-1	Mechanical jamming of control rods 10 ⁻⁶
13	VE-2	Gross movement of core 10 ⁻⁶
14	VE-3	Control rods are of insuf- ficient worth 10-6
15	VE- 4	Air Tube to Piston Cham- ber clogged 10 ⁻⁵ »
16	VE-5	Linear Channel remains energized when P>lM 10 ⁻⁴
17	VE-6	% Power Channel remains energized when P>1M 10 ⁻⁴

PL-MOD Identifier	Alphanumeric Identifier	Event Description	Failure Rate (Per Cycle)
18	VE-7	Period Channel fails t de-energize when T<3 sec.	0 10 ⁻⁴
19	HE-1	T<3 sec when P>1 M _w	0.5
20	HE-2	T 3 sec when P 1 M $_{\rm W}$	0.5
30001	VE-8	Reset Switch sticks in reset position	10 ⁻⁵
30002	VE-9	External Force prevent switch from opening	ing ₁₀ -5

•

$$G9 = Higher Order Module$$

$$(r_{1} = 30001, r_{2} = 30002)$$

$$Y^{B} = (Y_{r_{1}}, Y_{r_{2}}, Y_{m_{9}}, Y_{G10}, Y_{G13}, Y_{G17}, Y_{G18}, Y_{G19})$$

$$K_{1} = (0, 0, 1, 1, 1, 1, 0, 0)$$

$$K_{2} = (1, 0, 1, 0, 0, 1, 0, 0)$$

$$K_{3} = (0, 1, 1, 0, 0, 1, 0, 0)$$

$$K_{4} = (0, 0, 1, 1, 1, 0, 1, 1)$$

$$K_{5} = (1, 0, 1, 0, 0, 0, 1, 0)$$

$$K_{6} = (0, 1, 1, 0, 0, 0, 1, 0)$$

Gl: TOP gate event

Gl = 5, 12, 13, 14, G2, G9; U Hence basic events 5, 12, 13 and 14 correspond to single event minimal cut-sets.

A list of all modular and single event minimal cut-set event occurrence probabilities (P) and Vesely-Fussell importance measures ($I^{V.F.}$) computed by PL-MOD for the fault tree after one cycle period is given in Table 4.2.

IV.3. Standby Protective Circuit

Figures 1.1 and 1.2 given in the thesis' Introduction illustrate a standby Protective Circuit System's diagram and fault tree [18]. This system is similar to reactor protective circuits and is normally found in a standby mode. The purpose of the system is to recognize an abnormal pressure or level condition and then close a relay which initiates other action.

TABLE 4.2

OCCURRENCE PROBABILITIES AND VESELY-FUSSELL IMPORTANCE VALUES FOR THE TRIGA SCRAM FAULT TREE IV.F. Module 3.3007x10⁻⁵ 2.0072x10⁻⁵ 1.2x10⁻⁴ Gl 1 G9 6.0614x10-1 2.1816x10-4 G10 1.2×10^{-4} 2.1816×10^{-4} G13 0.5 0.5 1.2x10⁻⁴ G17 3.0318x10-1 3.0296x10-1 2.6176x10-8 G18 G19 3.4x10-14 1.1x10-4 10-5 10-5 10-5 1.0301x10-9 10-9 G2 G3 6.97x10-10 G5 6.97x10-10 Gб 6.97x10-10 G7 I^{V.F.} Single Event Cut-Set Ρ 10-5 3.0296×10^{-1} 5 12 10-6 3.0296x10-2 3.0296x10-2 10-6 13 14 10-6 3.0296×10^{-2}

The fault tree's top event corresponds to a failure of relay R3 contact #1 to close. Normally relays R1, R2 and R3 are deenergized. Relay R1 receives power if one of the branches of contacts in line with it permit current to flow (such as contacts LSA #1 and LSB #1). To be energized relay R2 requires that either contact R1 #1 or both manual switch MS1 and MS2 be closed. Relay R3 becomes energized if one pressure switch (PSA, PSB, or PSC) and the contact associated with relay R2 are closed (test switches TS1 and TS2 are not included in the fault tree). The nomenclature and unavailability data for each basic event are given in Table 4.3.

The minimal cut-set description for the SPC fault tree was given in Table 1.1 in the Introduction, while its modular structure determined by PL-MOD is as follows:

$$G_{12} = \{4,7;U\} G_{13} = \{5,8;U\} G_{14} = \{6,9;U\}$$

TABLE 4.3

STANDBY PROTECTIVE CIRCUIT BASIC EVENT DATA

PL-MOD Identifier	Alphanumeric Identifier	Event Description	Unavailibility Per Demand
1 2 3	N.O.R1 N.O.R2 N.O.R3	Normally open con- tacts fail open	1.1x10 ⁻⁴
4 5 6	APS BPS CPS	Pressure sensor fails	10-4
7 8 9	N.O.AP N.O.BP N.O.CP	Normally Open Pres- sure sensor contact fail open	
10 11	F1 F2	Fuse Fails Open	3x10 ⁻⁴
12	BAT	Battery Fails	1.1x10 ⁻³
13	WSC	Wires short in cir- cuit	1.1x10 ⁻⁴
14 15 16	R1 R2 R3	Relay Fails on Demand	10-4
17 18	MS1 MS2	Manual switch fails to function on demand	10 ⁻⁵
19 20	N.O.MS1 N.O.MS2	Manual Switch fails to close	3.6x10 ⁻⁵
21 22	OP.MS1 OP.MS2	Operator does not initiate manual swi	tch 10 ⁻³
23 24 20003 20004	NOJ LSA#2 NOJ LSB#2 NO. LSA#1 NO. LSB#1	Normally Open Level Sensor Contact fail Open	
20001 20002 20005	ALS BLS CLS	Level sensor fails	10-4

$$\begin{split} \mathbf{K}_{7} &= (0, 0, 1, 0, 1, 1, 0, 0, 0) \\ \mathbf{K}_{8} &= (0, 1, 0, 0, 0, 1, 0, 0, 0, 1) \\ \mathbf{K}_{9} &= (0, 1, 0, 0, 1, 0, 1, 0, 0, 0) \\ \mathbf{K}_{10} &= (0, 1, 0, 0, 1, 1, 0, 0, 0) \\ \mathbf{K}_{11} &= (0, 0, 0, 1, 0, 1, 0, 1, 0) \\ \mathbf{K}_{12} &= (0, 0, 0, 1, 1, 1, 0, 0, 0) \\ &\text{with } \mathbf{r}_{1} &= 20001, \mathbf{r}_{2} &= 20003, \mathbf{r}_{3} & 20002, \mathbf{r}_{4} &= 20004, \\ &\mathbf{r}_{5} &= 20005. \text{ and} \\ &\mathbf{M}_{16} &= \{\text{empty set}\} \\ &\mathbf{G}_{17} &= \{\text{empty set}\} \\ &\mathbf{G}_{18} &= (23) \\ &\mathbf{G}_{19} &= \{24\} \\ &\mathbf{G}_{9} &= \{1, 4, 616; U\} \\ &\mathbf{G}_{7} &= \{\mathbf{G}_{8}, \mathbf{G}_{9}; \Omega\} \quad (\text{Double and Triple cut-sets}) \\ &\text{TOP EVENT: } \mathbf{G}_{1} &= \{2, 3, 10, 11, 12, 13, 15, 16, 66, 67; U\} \\ &\text{Hence } (2, 3, 10, 11, 12, 13, 15, 16) \text{ are single event} \\ &\text{cut-sets.} \end{split}$$

In Table 4.4 a list is provided of all modular and single event minimal cut-set unavailabilities (U) and Vesely-Fussell importances values $(I^{V.F.})$ computed by PL-MOD for the SPC fault tree.

.

TABLE 4.4

UNAVAILABILITIES AND VESELY-FUSSELL IMPORTANCE MEASURES FOR THE STANDBY PROTECTIVE CIRCUIT FAULT TREE

Module	<u> </u>	I ^{V.F.}
Gl	3.2204×10^{-3}	1
GG	1.489x10-10	4.623x10 ⁻⁸
G7	4.4115x10 ⁻⁷	1.37×10^{-4}
G8	2.092x10 ⁻³	1.37×10^{-4}
G9	2.1087×10^{-4}	1.37x10-4
G12	5.3×10^{-4}	4.623x10-8
G13	5.3x10 ⁻⁴	4.623×10^{-8}
G14	5.3x10 ⁻⁴	4.623×10^{-8}
G16	8.748x10-7	5.6827x10-7
G18	1.1x10 ⁻⁴	3.858×10^{-8}
G19	1.1×10^{-4}	3.858x10 ⁻⁸

Single Event Cut-Set	U	I ^{V.F.}
2	1.1x10 ⁻⁴	3.416x10-2
3	$1.1x10^{-4}$	3.416x10-2
10	$3x10^{-4}$	9.315x10-2
11	3x10 ⁻⁴	9.315x10 ⁻²
12	1.1x10-3	3.416x10-1
15	10-4	3.105x10 ⁻²
16	10-4	3.105×10^{-2}

IV.4. <u>High Pressure Injection System for a Pressurized Water</u> Reactor

The PWR High Pressure Injection System (HPIS) is a part of the emergency coolant injection system (ECIS) which provides a high pressure source of emergency cooling water to the reactor coolant system (RCS) [20]. The HPIS is mainly used for small loss of coolant accident (LOCA) or secondary (steam) ruptures such that the RCS pressure is not low enough for use of the low pressure injection system (LPIS) or accumulator injection.

Figure 4.3 shows a simplified system diagram for the HPIS. The high pressure charging pumps are used to draw water from the refueling water storage tank (RWST) and injects the water at normal RCS pressure into the cold legs. Another function of the HPIS is to push the 12 weight percent boric acid solution in the 900 gallon boron injection tank (BIT) into the RCS to provide for a reactivity suppression when a steam rupture occurs. The required flow for successful injection is 150 gpm, which corresponds to at least one charging pump function.

During normal operation, one operating charging pump draws water from the volume control tank (VCT) and discharges to the RCS through the open valves 1289A and 1289B. However, when the safety injection control system (SICS) is activated the following changes take place in the HPIS system configuration:

- The supply valves 1115B and 1115D are opened to allow the RWST to provide water for the HPIS pump suction.
- (2) The standby charging pumps are started.





FIGURE 4.3

Simplified System Diagram



27

-1

FIGURE 9

REDUCED FAULT TREE OF THE HPIS




Figure 9 continued





Figure 9 continued



.

Figure 9 continued

- (3) Isolation valves 1115C and 1115E are closed to prevent draining of the VCT.
- (4) The normal charging line isolation valves 1289A and 1289B are closed.
- (5) The isolation values 1867A and 1967B at the BIT tank inlet are opened as well as the isolation values 1967C and 1967D at the BIT outlet.
- (6) The boric acid recirculation line trip valves are closed terminating recirculation between the Boric Acid Tanks (BAT) and the Boron Injection Tank (BIT).
- (7) Charging System mini-flow values are closed so that all operable charging pumps will pump water from the RWST to discharge header CH-80 through HPIS line S1-57, through the BIT, and to the RCS cold legs.

In the Reactor Safety Study, the HPIS unavailability estimates obtained were

> U med = 8.6×10^{-3} U lower = 4.4×10^{-3} U upper = 2.7×10^{-2}

with the lower and upper bound evaluated by a Monte-Carlo simulation. The point estimates obtained were

U total = 3.8×10^{-3} U singles = 1.1×10^{-3} U doubles = 2.5×10^{-3} U charging pump = 7.0×10^{-6}

U test and maintenance = $\varepsilon \simeq 0$

The reduced fault tree given in the Reactor Safety Study for the HPIS system is shown in Figure 4.4. Each basic input event in the fault tree is labeled by an eight character code name []. The coding scheme specifies the system, component type, identifier and failure mode for each basic event as follows:

PWR SYSTEM IDENTIFICATION CODE

CODE	SYSTEM NAME
A	Accumulator (ACC)
G	Containment Leakage (CL)
N	Consequence Limiting Control System (CLCS)
K	Containment Heat Removal System (CHRS)
C	Containment Spray Injection System (CSIS)
ם	Containment Spray Recirculation System (CSRS)
J	Electrical Power (EPS)
F	High Pressure Injection System (HPCIS)
H	High Pressure Recirculation System (HPCRS)
В	Low Pressure Injection System (LPIS)
E	Low Pressure Recirculation System (LPRS)
L	Sodium Hydroxide Addition System (SHAS)
I	Reactor Protection System (RPS)
М	Safety Injection Control System (SICS)
P	Auxiliary Feedwater (AF)

COMPONENT CODE

Mechanical Components

į

Accumulator	AC	Sluice Gate	SL
Blower	BL	Sump	SP
Control Rod Drive Unit	CD	Subtree	ST
Cover Plate	FA	Tank	TK
Demper	DM	Tubing	TG
Diesel	DL	Turbine	TB
Expansion Joint	LX	Valve, Check	' CV
Filter or Strainer	FL	Valve, Explosive Operated	EV
Gas Bottle	GB	Valve, Hydraulic Operated	HV
Gasket	GK	Valve, Manual	XV
Heat Exchanger	HE	Valve, Motor Operated	MV
Nozzle	NZ	Valve, Pneumatic Operated	AV
Orifice	OR	Valve, Relief	RV
Pipe	PP	Valve, Safety	sv
Pipe Cap	CP	Valve, Solenoid Operated	ĸv
Pressure Vessel	· PV	Valve, Stop Check	DV
Ришр	PM	Valve, Vacuum Relief	vv
Reactor Control Rod	ED	Vent	VT
Refrigeration Unit	RF	Well	WL

TABLE 4.6 (Continued)

Electrical Components

Amplifier	AM	Ground Switch	GS
Annunciator	AN	Relay	RE
Battery	BY	Relay or Switch Contact	CN
Battery Charger	BC	Reset Switch	RS
Bus	BS	Resistor, Temp. Divice	RT
Cable	CA	Signal Comparator	AD
Circuit Breaker	СВ	Switch, Pressure	PS
Clutch	CL	Switch, Torque	QS ·
Control Switch	CS .	Switch, Temperature	TS
Coil	со	Terminal Board	ŤM
Detector	DI	Diode or Rectifier	DE
DC Power Supply	DC	Fuse	FU
Flow Switch	FS	Generator	GE
Heating Element	HG	Heat Tracing	HT
Input Module	IM	Test Pushbutton	SB
Inverter (solid state)	IV	Thermal Overload	OL
Level Switch	ES	Timer	TI
Light	LT	Transformer, Current	CT
Limit Swtich	LS	Transformer, Potential (or control)	OT .
Manual Switch	SW	Transformer, Power	TR
Motor	MO	Transmitter, Flow	TF
Motor Starter	MS	Transmitter, Level	TL
Neutron Detector	ND	Transmitter, Pressure	TP
Potentiometer	PT	Transmitter, Temperature	TT
Recorder	RC	Wire	WR
Lightning Arrester	LA	Event (where no component involved)	00

•

.

•

FAILURE MODE CODE

•

Failure Mode

Closed	С
Disengaged	G
Does Not Close	K
Does Not Open	D · ·
Does Not Start	A
Engaged	E
Exceeds Limit	M
Leakage	L
Loss of Function	F
Maintenance Fault	Ý
No Input	N.
Open	0
Open Circuit	B
Operational Fault	x
Overload	H
Plugged	P
Rupture	R
Short Circuit	Q.
Short to Ground	S .
Fault Transfer	T

Thus, for example, basic event FMV866FX refers to a High Pressure Injection System Motor Operated Valve tailoring due to an Operators error.

A large number of basic events shown in the reduced fault tree do not contribute to the system's failure since their unavailabilities were found to be negligible $(\varepsilon + 0)$ by the Reactor Safety Study. Table 4.8 is a list of those basic events which were included in the analysis performed by PL-MOD and MOCUS. The number identifying each event input along with its unavailability and alphanumeric identifier are given in the Table. A total of 142 non-replicated basic events, 9 replicated events adn 4 replicated modular gates were included in the reduced fault tree. PL-MOD computed a point unavailability

$$U = 4.71 \times 10^{-3}$$


for the HPIS reduced fault tree. The reduced fault tree was found to be representable by a 50 component Boolean vector higher order structure, i.e.

$$Y^{B} = (Y_{r_{1}}, \dots, Y_{r_{13}}, Y_{m_{0}}, Y_{m_{1}}, \dots, Y_{m_{36}})$$

Table 4.9 is the PL-MOD output giving the order in which each replicated event and nested module is listed in the Boolean vector, as well as the modular minimal cut-set matrix K representing the higher order gate.

> Thus it may be seen by inspecting Table (4.9) that $r_1 = 20006, r_2 = 20005, \dots, r_{13} = 29010,$

$$M_0 = G1 \text{ sub-module}, M_1 = G8, M_2 = G9, \dots, M_{35} = G56, M_{36} = G63.$$



Notice that each modular cut-set may include single, double and triple basic event cut-sets. Thus for example K_1 consists of a single modular event $K_1 = (M_0)$ corresponding to the proper port attached to top gate Gl. And as seen in Table (4.10)

> M₀ ={48, 49, 50, 51, 52, 53, 54, 55, 1, 2, 3, 12, 13,, G2, G38, G11; U}

with G2 = {G5, G6; \lambda}
G5 ={4, 5, 6, 7; U} G6 ={8, 9, 10, 11; U}
G38 = {56, 57; \lambda}
G11 = {G17, G18; \lambda}

G17 = {30, 31, 32, 33, 34; U} G18 = {36, 37, 38, 39; U} Hence, Kl includes single as well as double basic event minimal cut-sets.

The modular gate event occurrence probabilities (unavailabilities) computed by PL-MOD for the reduced fault tree are given in Table 4.11. Thus for example gates G1, G5 and TOP have the unavailabilities

$$P(G1) = 1.126 \times 10^{-3}$$
, $P(G5) = 2.7 \times 10^{-3}$,
 $P(TOP) = 4.7118 \times 10^{-3}$

It should be mentioned that "empty" nested AND gates appearing in a higher order structure are given a unit probability of occurrence (Figure 4.5). Thus, the fault tree shown in Figure 4.5 has the following cut-set description

(M₂ = empty AND gate)

 $K_{1} = (0, 1, 0, 0, 0)$ $K_{2} = (1, 0, 0, 0, 0)$ $K_{3} = (0, 0, 1, 1, 1)$

However, since $P(M_2) \equiv 1$, then $P(K_3) = P_{M_3}P_{M_4}$ as required.

The modular Vesely-Fussell importance values are listed in Table (4.12). Thus, for example

 $I_{M_0}^{V.F.} = 1, I_{M_0}^{V.F.} = 2.39 \times 10^{-1}, I_{G59}^{V.F.} = 2.08 \times 10^{-1}$

The evaluation of the Vesely-Fussell importances may be seen to be particularly useful for cutting off unimportant portions of the fault tree before proceeding on to make a Monte-Carlo simulation to find upper and lower bounds on the uncertainty in the overall system unavailability. Thus, if for the HPIS reduced fault tree one were to cut off modules having an importance smaller than 2 x 10^{-2} , then its Boolean state vector representation would be considerably simplified to

 $Y^{B} = (Y_{r_{1}}, \dots, Y_{r_{13}}, Y_{M_{0}}, Y_{M_{1}}, \dots, Y_{M_{13}})$

with

	Ml	=	G	35	
	M2	#	G	47	
	M3	=	G	48	
	M4		G	43	
	M5	2	G	53	
	м6	Ħ	G	39	
	M7	-	G	40	
,	M8	=	G	49	
	M9	-	G	50	
	MIC) =	=	G51	L
	Ml	L	#	G52	2
	Mla	2 =	=	G45	5
	Ml	3 :	=	G56	5





FIGURE 4.5



.

HPIS REDUCED FAULT TREE BASIC EVENT DATA

NUG FREE EVENT	INPUTS= 142	
NUM REPLICATED	EVENT INPUTS= 13	
FREE INPUT RE	LIABILITY	ALPHANUMERIC
1	3-599999E-07	FPPCHEOR
2	9.999999E-05	FCV:27 2 5 D
3	3.599999E-07	FTFID13P
4	3-000008-04	FMV86CEX
. 5	1-3000007-03	FCVG22C
6	9.999999E-05	FUV0220D
7	9.9999992-04	FCVSZ36D
8	9.999998-04	FC V O 300D
9	3-C0000GE-04	FNVBCERX
10	9 . 999993E-04	FC V 5 7 37D
11	1-3000002-03	FC V O 3200
12	0.000005+00	FTKS IO2R

	13	9.599999E-05	FOODSMEX
	14	4.2999998-05	FCNCC2BB
	15	7.1999992-04	FCBCC2BO
	16	1.400000E+03	FOLCC283
•	17	2-20000CE-02	FPNCOZEF
	18	5.5C000CE-04	FC NCCZAK
	19	7.199999E-04	FOLCCZAB
	20	9.999999E-04	FPMCCZAF
	21	3-5999992-04	FC BCC2AD
	22	7. 199999E-04	FC ISWIDAD
	23	4-2999992-05	I'C NW10AK
	24	1_400000E-03	FO LW10AB
	25	2-2000002-02	FPMWLOAF
	26	3.5999992-04	FC EW LOBO
	27	5.500000E-04	FC NW LOBK
	28	7.1999998-04	FOLWIDBB
	29	9.599999E-04	FPM/ULOBF
•	30	3. 999998E-04	FXVSIIIX
	31	1-5000002-03	FXVCHHX
	32	4. 9999988-04	FXVCHIIL
	33 ~	3.000008-04	FAVERICK
	34	9.5999998-05	FAVBEICC
	35	9.9999992-05	FEVS LOBD
	36	2.6999998-05	FRC 13 51X
	37	2-50000CE-03	1 RC 19 51 F
	38	2.50000CE-03	FTP1034F
	39	2.700000E-06	FXV19 61X
	40	9.999998E-03	FX V: FA1.WY
	41	9 . 9999998- 05	FCVC258D
	42	1.7999592-05	FCN ZEGAC

294

43	9.999999E-04	FWRCF1AH
44	1.799999E-05	FONZGIAC
45	9. 594999E-04	FXVPASWX
46	2.50000E-03	FST261AD
47	2.5000001-03	F57286AD
48	3.C00000E-04	FXVSI24X
49	9.999999E-05	FXVSI24C
50	9. 999999E-05	FCVSI25D
51	9.999998-05	FXVC525C
52	3.GC00CCE-04	FXVCS25X
53	0.C00000E+00	FPP16SIP
54	4-400000E-07	FVT0001P
55	4-40COOCE-07	FPP10SIP
56	3.000002-04	FLS 15 BOK
57	3-000000E-04	FLS15DOK
58	2-20C0CCE-64	FC N 115 80
59	1_9CC000E-02	FSTLLSBD
60	2.200000E-04	FCNILSDC
61	1.90000E-02	FST 115DD
62	7.799998E-03	FCN 115CK
63	9.599999E-04	FMO115CF
64	8. 799999E-05	FCN 1150 0
65	8.799999E-05	FOL115C.B
66	7.799998E-03	FCN115EK
67	8.799999E-05	FCN115EO
68	8 .799 999 E- 05	FOL 115EB
69	9.999999E-04	FMOLISEF
70	3.00000CE-04	FTSSISTY
71	2.9C000CE-03	FHTSI57B
72	3.999998E-04	FTSSIST

.

.

3 of 6

73	8.80000CE-03	FTTSISZE
74	2.90000E-03	FCBSI570
75	1-3000008-03	FCNHT11D
76	4-3999998-05	FCNHT1217
77	1.1000002-03	FTT SSZAF
78	9 . 999999 8 - 05	FTSSSTAX
79	0_ COOOOCE+00	FANDGBSF
80	3.0000002-02	FANOGROX
81	1-3C000CE-03	FONBAOZK
82	2.2000002-04	FONBUTCQ
83	0.CO0000E+00	FMVBG7CP
84	1-9C00CCE-02	FSTBGZCD
85	1.30000CE-03	FONSCORK
86	2.20000E-04	FCNSGZDQ
87	0.0000CE+00	FMV86 (DP
88	1.90000E-02	rstrof JD
89	1-300000E-03	FCN SAO 1K
90	2.20000CE-04	TON BOTAR
91	0.0000CE+00	FMV BETAP
92	1.9CC00CE-02	FST BOYAD
93 ⁻	1.30000CE-03	FUNBBOLK
94	2-200000E-04	FUN 86180
95	0.0000CE+00	FMV BC (BY
96	1.90000E-02	FSTBGLBD
97	1.1CC00CE-04	TAN LDCOF
98	9.999999E-04	FRC934BX
99	3-6000002-05	FREGSTBX
100	1-1000008-02	FTT931BF
101	1-1000008-02	FREDSAUF
102	1-100000E-04	FENGSTUX

4 of 6

	103	9 . 999 999 E- 05	FTSOSAEK
	104	7.20000CE-05	FREBIHAQ
	105.	7. 199999E-04	FOLGINAR
	106	2.20000CE-04	FCNBTHAQ
	107	7.199999E-04	FHGBIHAQ
	108	7.200000E-05	FC5934AK
	109	9.999999E-04	FITOJAY
	110	2.20000F-02	FTTOSANE
	111	2-20000CE-02	FRC954AF
	112	5.799998E-03	FSTSIANT
	113	1-3300008-03	FSTOPIAA
	114	5.1900002-03	FSTCPINE
	115	9.9999988-03	FXVPBSWY
	116	9.999999E-05	FCVC267D
	117	1.7999998-05	FCN280BC
	118	9-999995E-04	EWECEZBH
	119	1.799999E-05	TCN 26 CAC
	120	9.999999E-04	FXVPBSWX
	121	2.500000E-03	FSTZGSAD
	122	2-500000E-03	ST286 ND.
	123	5.799998E-03	FSTSLABE
•	124	1-330000E-03	FSTCPLEA
	125	5.1900002-03	FSICTION
	126	9-9999982-03	FXV PCSWY
	127	9.599999E-05	PCVC240D
	128	1.7993998-05	FC N286CC
	129	9_999999E-04	FWRCPICH
	130	1.7993952-05	FG NZTOAC
	131	9.9999998-04	PXVPCINX
	132	2.500000E-03	ESTRICAD

12

5 of 6

		,
133	2-50000CE-03	FST2BGCD
134	5.7999988-03	FSTS1AC F
135	1.330000E-03	FSTOPICA
136	5.19000GE-03	[stof]e1
137	1.90000E-02	FF MCHINY
138	1.900000E-02	FPMCH LISY
. 139	1_90000E-02	FANICHT-Y
140	9 . 9999992- 05	FENCBJ2C
14 1	4_CS99992+05	JAOU
142	1. C99999E-06	1100
DEP INPUT	BELIXBILITY	
1	4.0999992-05	3600
2	4.0 99 999 2-0 5	3 F O O
3	4.0999998-05	1800
4	1.099999E-06	JHOO
5	4_C\$9999E-05	$\mathbf{J} \in \mathcal{L}$
6	4.0999998-05	JHOO
7	5.7999988-03	5151
8	5 .79 9998 E- 03	SIS 2
9	1.799999E-05	FENECIAL
10	- 0.000000E+00	F 9 34
11	0.C00000E+0C	FCFA
12	0. 000008+00	FCFB
13	0-000005+00	FCFC

6 of 6

HPIS Reduced Falut Tree Minimal Cut-set Boolean Matrix

				-				
ſ	PARENT KODULE= DEP CONES= 39012 40004	1 NUN DEP CONPONEN1S= 20006 20003 29010	13 NUH	DEP MÓDULES= 20005 40002	36	49011 20007	49013 49001	30009 20008
F	DEP MODS=	9		ŋ		- 35 - 47	37	22
r	23 53 40	20 13 4 1		21 14 42		15	16 25	3 9 24
r	2 9 4 5 6 3	30 55	•	49 54		50 20	51 31	52 56
٢	000000000000000000000000000000000000000	HAL CUI SEIS 00000000000000000000000000000000000						
r	CCC0000C0C000C10 C0000C010C0000010	00100000000000000000000000000000000000	000000000			00000001001	00000000000000000000000000000000000000	000000000000000000000000000000000000000
r.	0000000101000010 0000000000000000	0000C0000000C0CCC000000000000000000000	000000000000000000000000000000000000000			000000011C 0000000C1C1	00000000000000000000000000000000000000	000000000000000000000000000000000000000
(000000010000000000000000000000000000000	00000000000000000000000000000000000000	00000000			00000000000 00000000000000000000000000	00000000000000000000000000000000000000	00000110000000 9000010000000 0000010000000
r.	01000000000000000 1000050060000000	10000000000000000000000000000000000000	CC0000000 00000000			0000001010	00000000000000000000000000000000000000	000000000000000000000000000000000000000
r '	000000000000000000 01000000000000000	10000000000000000000000000000000000000	CC0COOOO 20000000	•		000000000110	00000000000000000000000000000000000000	000000000000000000000000000000000000000
r	11000000000000000 001001000000000	0 10000-0000000000000000000000000000000	00000000000000			000000000000000000000000000000000000000	00000000000000000000000000000000000000	0CC0CC01CC000 00000000000000 00CCC0CC110000
ſ.	0010110CC000000 0000C00C0CC00000	00010000000000000000000000000000000000	000000000000000000000000000000000000000			000000000000000000000000000000000000000	10000000000000000000000000000000000000	000000000010000 000000000000
r	001000000000000000 0000001000000000	00001000000000000000000000000000000000	00000000	•	•	00011100000	00000000010000000000000000000000000000	00000000001000
d'r	00001010000000	000C100000C00C00000010000 C00CC1CCCC000CCCCC000CCCC 000C0100000000	000000000 00000000			00010100000	00000000100000000000000000000000000000	0C0000000001000 0CCCCCC0000100
ſ	00000100000010000	00000100000000000000000000000000000000	00000000000000000000000000000000000000			00000000000	00000000000000000000000000000000000000	000000000011
C	0000000000000000000	00000010000000000000000000000000000000	000000000				•	."

.....

HPIS Reduced Fault Tree Modular Components

														•	
	FREE NOCULE NAME= LEAF INS= NOC INS=	5	VALUF= 4 0	2	NUM	LEAF	JNP=	4 5,	NITH MOI	D INP=	1	6	7		ر
	PREE MODULE NAME= Leaf ins= Mod ins=	6	VAL#E= 0 0	2	NIM	LEAF	INP=	- 1 - 7	NUN NOI	D ING=	- 1	10	11)
	NESTID= 13 NESTIC= 14 NESTIC= 15 NESTIC= 16														ر .
	LEAF INS= 35	17	VALUE= 10	2	***	LEAF	INE=	. 6 31	NUM HOI	D INC=	1	32	33	34	ر
	NOD INS=		0	_				•							J
	PREE MODULE NAME= Leaf ins=	18	VALUE= 36	2	NUM	LEAF	INP=	37	NUM HOI	D INP=	1	38	39		
σ			0												J
29	NESTIC= 28" NESTIC= 29														د
	NESTID= 31 FREE MODULE NAME=	14	VALUE =	. 1	14 ST 10		120-	2	NUM MOI	D 18₽ ±					J
	LEAF INS= MOD INS=	50	56	•	6 (1)		145-	57			•				
	NES11E= 39 NES11E= 40		v												
	NFSTIC= 41 NESTIC= 42												•		_ _
	FREE HODULE NAME= LEAP INS=	**	VALUE= 70 [.]	2	8111	LEAF	1NP=	5. 71	NUN NO	D INP=	1	12	73	74	ر
	NUD INS= NESTIE= 45		0												,
• • •	NESTIC= 49														
	NESTIC= 50 NESTIC= 51 NESTID= 52						•							i -	ر
				•				•							

PREE MODULE NAME- 57 VALUE- 2 NUM LEAP INF- 5 NUM HOD INF- 1 101 102 103 PREE MODULE NAME- 59 VALUE- 2 NUM LEAF INF- 100 INF- 1 101 102 103 PREE MODULE NAME- 59 VALUE- 2 NUM LEAF INF- 1 NUM HOD INF- 1 101 102 103 PREE MODULE NAME- 60 VALUE- 2 NUM LEAF INF- 11 NUM HOD INF- 1 PREE MODULE NAME- 60 VALUE- 2 NUM LEAF INF- 11 NUM HOD INF- 1 LEAF INS- 40 41 42 43 44 44 47 112 113 114 PREE NUMLEAF INF- 13 NUM HOD INF- 1 114 112 113 114 114 FILE NUMLEAF INF- 13 NUM HOD INF- 1 123 124 124 125 101 112 123 124 127 123 <th1< th=""><th></th><th></th></th1<>		
EAP INS= 110 111 OD INS= 0 REE HODDLE NAME= 60 VALUE= 2 NUM LEAF INP= 11 NUM HOD INP= 1 EAP INS= 40 41 42 43 44 45 46 47 112 113 114 OUE INS= 0 0 116 117 116 119 120 121 122 123 124 125 141 142 123 124 125 0F INS= 0 127 128 129 130 REE MODULE NAME= 62 VALUE= 2 NUM LEAP INP= 11 NUM NOD INP= 1 120 121 122 123 124 125 141 142 125 127 128 129 130 11 132 133 134 135 136 136 100 105 13 134 135 136 136 101 132 133 13		ر. ر
EAP INS = 40 41 42 43 44 45 46 47 112 113 114 0C INS = 0 111 112 113 114 NEE MODULF NAME = 61 VALUE = 2 NUM LEAP INP = 13 NUM NOD INP = 1 EAP INS = 115 116 117 11A 119 120 121 122 123 124 125 0F INS = 0 114 142 125 125 126 127 128 129 130 NEE MODULE NAME = 62 VALUE = 2 NUM LEAP INP = 1 127 128 129 130 131 132 133 134 135 136		ر
EAF INS= 115 116 117 110 119 120 121 122 123 124 125 141 142 141 142 123 124 125 NS= 0 0 110 119 124 125 NEE MODULE NAME= 62 VALUE= 2 NUM LEAF INP= 11 NUM MOD INP= 1 126 129 130 131 132 133 134 135 136 136 136 136 0L 10S= 0 0 133 134 135 136	· .	ן ר
EAP 1NS= 126 127 128 129 130 131 132 133 134 135 136 DE 1NS= 0 NESTID= 63 NESTIC= 22		ر ر
		ر ر
BEE MODULE NAME= 2 VALUE= 1 MUM LEAP INP= 1 NUM MOD INP= 2 EAP INS= 0 OD INS= 5 6 NESTIC= 0 NESTIC= 9	300	۔ ر
REE MODULE NAME= 11 VALUE= 1 WUH LRAF INF= 1 NUH HOD INF= 2 EAF INS= 0 0 10 NESTID= 23 NESTID= 23 NESTID= 24 NESTID= 30 NESTID= 35 NESTID= 37 NESTID= 37 NESTID= 37 .	00	ر ر ر
TUTAL SUN REP# 38 Oclean has been called		ال ا
PARENT HODULE NAME= 1 VALUE= 2 NUM LRAF INP= 13 NUM MOD INP= 3 LEAF INS= 48 49 50 51 52 53 54 55 1 52 3 12 13 11 10 11		ر ر
NESTEE HODULE NAME= 8 VALUE= 1 NUM LEAF INP= 1 NUM MOD INP= 1	1	٦

٠

.

۰.

2 of 5

J

LEAP INS= NOC INS=	0			
NESTEC NUCHLE NAME= LEAF INS= NUC INS=	7 TALWE- 0 0	I NUM LEAP	. ING= 3 NUN NOD ING=	1
NESTEC NOCULE NAME= Leap ins= Noc ins=	35 VALUE= G O	1 NHN LEAD	-qui gon num (-qui v	١
NESTEC MODULE NAME= LEAP INS= MOD INS=	37 ¥ALUE= O Q	1 NOM LEAS	P 1NP= 1 NUN NUD INP=	1
NESTEC NCCULE NAME= Leaf Ins* Nuc Ins=	22 VALUE= 138 0	1 NON LEAD	r ING= 1 NUM HOD INF=	1
NESIEC MO dule name= Leap ins= Moc ins=	23 VALUE= 0 0	1 NUM LEAD	F IND= 1'NUM MOD IND=	1
NESTEC MODULE NAME= LEAP INS= MOC INS=	20 VALUE= O O	1 NUM LEAS	P INC= 1 NON NON INC=	1
NESTEC NODULE NAME= Leaf Ins= NGC INS=	21 VALUE= Q D	1 NUM LEAS	FIND= 1 NOW NOD IND=	1
NESTEC MODULE NAME= Leap INS= Mod INS=	47 VALUF= 0 0	1 NUH ERAI	FIND* 1 NUM MOB IND*	1
NESTED NODULE NAME= LEAF INS= NOC INS=	48 VALUE= 0 0	1 NUM LEAD	7 INP= 1 NUM NOU INP=	.
NESTEC MOCULP NABR= LEAF INS= MOD INS=	43 VALUE= 0 44	1 NUM LEAD	r INP= 1 NUH MOB INP=	1
NESTEL MODULE NAMP= Leaf INS= MGD ENS=	S3 VALUE= O O	1 DUN LEAT	FINP= 1 NUM MOR 18P+	1
NESTED MODULE NAME= Leap ins= Mgd ins=	13 VALUE= 14 0	2 NUM LEAD	P THP= 4 NUM AGD INP= 15	1 16
NESTEC NCCULE NAME= LFAP INS= NOC INS=	14 ¥ALUF= 18 0	2 NUM LEAT	7 INP= 4 NUM MOD INP= 19	1 20
NESTEL MODULE NAME= > leaf ins= MOD ins=	15' VALUE= 22 0	2 NUM LEAS	FINP= 4 NUN NOD INP= 23	1 24
NESTEC HODULE NAME=	16 VALUE=	2 NUM LEAD	INPA- 4 BUR NOD INP=	1

3 of 5

J

•											•	
LFAF INS* Aud Ins=		26		27				28	29			ر
NESTEC NODULE NAME= LEAF INS= MOD INS=	39 VALU	8= 2 58 0	NUM LEAF I	1 9= 2 59	NUN N	00 INP=	1					د ان ال ال
NESTEC MOCULE NAME= Leaf lns= Nod lns=	40 VALU	E= 2 60 0	NUM LEAF 1	IP= 2 61	NUN M	OD INP=	1					ر ۲
NESTEC NOCULE NAME= LEAF INS= Nod INS=	41 VALU	E= 2 62 0	NUB LEAF T	18= 4 63	NUN N	OD INP=	1	64	65			د
NESTEC NODULE NAME= Leap ins= Hoc ins=	42 VALU	E≃ 2 66 0	NUM LPAP I	IP= 4 67	NON N	OD INP=	1	68	69			ر
NESTEC NODULE NAME= LEAF INS= MOC INS=	27 VALU 1	E= 2 39 0	NUN LEAP I	ip= 1	NUN N	OD INP=	1					ر ب
NESTLE MOCULE NAME= LEAP INS= DUC INS=	25 VALU 1	E= 2 37 0	NUM LEAP I	IP= 1	NUN N	OD INP=	1		•			ן ר
NESTEL MODULE NAME= Leap ins= Mol ins=	24 VALU 1	E= 2 40 0	NUM LEAF I	19= 1	NOW N	KID INP=	1		· · · ·	•		د
NESTED MODULE NAME= LEAF INS= MOC INS=	29 VALU	E= 2 0 0	NUM LEAP I	IP= 1	NUM M	OD INP= .	1.				302	ر
NESTEC MOCULE NAME= Leap ins= Moc ins=	30 VALO	E= 2 0 0	NUM LEAF I	IP= 1	NON N	OD INP=	1					ر ر
NESTEC NOCULE NAME= LEAP INS= MOC INS=	49 VALII	E= 2 81 0	NUM LEAF 1	1P= 4 02	NNW W	OD LNP=	1	AJ	84			
NESTED MODOLE NAME= Leaf ins= Muc ins=	50 VALU	E= 2 85 0	NUM LEAP I	1P= 4 86	NUM. N	OP INP=	1	87	88			` د
NESTEC MODULE NAME= Leap ing= Mod ing=	51 VALU	E = 2 89 0	NUM LEAF 1	10= 4 90	NUM A	OD'INP=	1	91	92			ر
NESTEC HODULE BANE= Leap INS= Moc LNS=	52' VALU	E= 2 91 0	HUM LEAF T	1P= 4 94	NUN N	0D INP=	1	95	96			
NESTED MODULE NAME= LEAP INS= BO	45 VALU	75	NUM LEAP I	18= 6 76		OD ING=	1	77	76		79	٦
NOU INS*		Û										J .

4 of 5

22 L

-										•			ا د دې غو مد اي چې درې در د او او او و و و و و و و و و و و و و و و			
																ر
	NESTEC MOCULE NA LEAP INS= 107	N E =	55 VALUE 10	8	N U N	LEAP	I#6=	6 109	NUN	NOD	INP=	1 104	105	106		ر
	NOD INS=			0								•				
	NESTED NODULE NA	NE=	54 VALUE 9		NUM	LEAP	1NP=	1	hu n	HOD	INP=	1				-
	LEAP INS= Mod Ins=		2	0												Ĵ
	NESTEC MODULE NA	H E =	28 VALUE	= 1	NUM	LEAF	INP=	1	NUM	HOD	INP=	1				
	LEAF INS= MOD INS=			0 0												J
	NESTEC MODULE NA	NK=	31 VALUE	= 1	NUR	I. LP.AF	, INF=	1	NUM	hod	1 N D=	1				ر
	LEAF INS= NOD INS=			0											303	
	NESTED NOEULE NA	MRe	56 VALUE	- 1			1NP=	1	A3 17 A6	100	1 NP=	1			ω	J
	LEAF INS=	nc-		0 .	R U (1	LEAR	TWC.+	•	441	nou	141-	1	, ,			
	MOD INS=		5	7												5
	NESTED HOTOLE NA	ME=	63 VALUE	= 2	NUM	LEAP	INP=	1	NUM	NOD	INP=	1				
	LEAY INS=		ÿ	8												J
	MOC INS=			0												

JU4 TABLE 4.11

HPIS REDUCED FAULT TREE MODULAR UNAVAILABILITIES

FREE MOCULE			
HODULE NAME=	5	821=	2.700002-03
FREE MOCULE			
RODULE NAMES	6	8 E L =	3-8000000-03
PREE BOCOLE			
BOCULE NAME=	17	FEL=	2.8999997-03
FREE MODULE			
HOCULE NAME-	18	REL=	5.029697E-03
FREE MOLULE			
HOCULE NAME=	38	82L=	e. 999996E-08
FREE MOCULE			
RODULE SAME=	44	8EL=	1.5299992-02
PREE MODULE			

													•	
MOCULI		BAC	E=		57	8	EL=	r	2.	22	459	98	-02	!
TREE C						_								
RODULE FREE N		NA M Cui			59		EL=	1	ч.	40	000	OE	-02	
HODULE	EI	NA S	12=		60	8	ĽL≃	r	2.	94	559	AE	-02	,
FREE !		DA COL			61	5	EL=		2.	94	980	72	-02	
FREE P														
HOCULI FREE N					62	8	EL=		2.	94	229	81	-02	
BCEULI					2	8	El=	t.	5.	71	999	72	-06	ł
FREE N HOCULI					11	8	EL=		1.	<u>u</u> 5	86 1	28	-05	
REP MC						RE					598			
				901		RE					598			
				901		RE					807			
				901		88					CCU			
PATRIA												•	~	
BODULE		6 A C			1		EL=		1.	17	500	11 \$	-03	
FESTER		100			•							41	-0.	
HOCULI		NAM			8	5	EL=		1.		000	0.5	+00	
MESTER	-	101										u .		
ACCULI		NAE	-		9	8	FL≓		1.	00	000	0 E	+00	
VESTEI		100			26						~~~			
HODULE		8 A 8 10 E			35	8.	EL=				400	U E	+00	
RODULE	6 1				37	F	EL#		1.	co	000	0 E	+00	
NESTEI		101			• •	_								
RESTER		8 A 8 8 O 6			22	P	EL=	•	1.	. 30	000	0.5	-02	
HUCULI	E	NAR	12=	-	23	B	F L =		1.	cc	000	OE	+00	
NESIER BODULE		10			20		or			• •			+00	
MESTE		N A 8 10 1			20		= ,19		14		000	U E	+00	
HOCULI		NAR			21	R	EL-	н., т.,	1.	00	000	Q E	+0C	
NESTEL		101			47					~ ~	~~~		+0G	
NESTER		848 100			•	£.	£ L =		. 14		000	U.E.	+00	
RCCULI	E	NAC	12=	-	48	8	ËL=		1.	CC	000	ÛE	+00	
BESTEI		10												
BOCULE		N A 7 101			43	5	el, =		1.	52	999	92	-02	
HODULI	Ē	N A 8	E=		53	F	EL=	r j	1.	ca	000	CE	+00	
NESTER	C (101	UL	E										
HOCULI		6 A 2			13	8	EL=	r	2.	41	630	CΣ	-02	
BESTER		NO (NA 2			14		EL=		,	47			-03	
NESTER		NO							64	3	400	01	-03	
HODULI	-	NAC			15	8	EL=	· .	2.	41	630	0 E	-02	
NESTER		101 N A 1			16	8	2 L =		7.	63	000	ΩF	-03	
BESTEI	C	101	UL	E		•								
HOCULI		N A 2			39	5	E L =	r	1.	92	199	9 E	-02	
RESTER		100 1 A 1	-		40		EL=		•	07	100	0.*	-02	
NESTER	-	HO			40	đ	564	•	14	74	133	72	-02	
HODULI	E I	NAR	:E=		41	5	EL=	e -	8.	97	599	4 E	-03	
NESTER		00				-			_		e n -			
BODULI		N A 2			42	j,	EL=		84	. 97	239	4 E	-03	
BESTEI	6	801		5										

				-
	*==	27	5 E L=	1.900000E-02
	ODULE			
	i a di Sit	25	FEL=	1.90CC00E-02
	IODULE			
	IANE=	24	82L=	9 . 99999 99 8 -05
	OCULE			
	ia ne=	29	FEL=	C. COQOUQE+00
	IODULE			
	「本川君=	30	8 21 =	C. 000000E+00
	OCULE			
	FAME=	49	FEL=	2. C5 1999 E-02
	ODULE			
	ia ne=	50	BEL=	2. C51999E-02 \
	OCULE			
	iane=	51	REL=	2.051999E-02
	OCULE			
	1人名思尔	52	REL=	2.051999E-02
	ICCULE	_		
	LACE=	45	FEL=	3.2543998-02
	ODULE			
	12 A 2 2 -	55	5 Z L =	2.803999E-03
	OCOLE			
	IA UB=	54	BEL=	1_ 100000E-04
	COULE			
	i a Be=	28	FEL=	1.000000E+00
NESTEC 6	ICCULE			
		31	BEL=	1.000002+00
	HODULZ			
	ia he=	56	FEL=	2.224599E-02
	HO E UT, E			
	i a 22 =	63	9EL=	9 . 9999992- 04
PATRIARC				
	AHE=	1	BEL=	4.711870E-03
INCEX=	hAnnon		••	

HPIS REDUCED FAULT TREE VESELY-FUSSELL MODULAR IMPORTANCES

			INFORTANOLO
RODULES			
HODULP NAME =	5	145=	2.0628738-03
NUCULE BANK=	6	188=	2.0628735-03
HOCULE NAME=	17	INP=	3. 0956102-03
NOCULE NAME=	18	INP=	3.0955102-03
	38		
HOOULE NAME=		175=	1.9100672-05
HODULE SARE=	44	INE=	1.056777E-C1
HOCULE NAME=	57	125=	2.0774891-01
HOCULE NAME=	59	IMP=	2.0877312-01
SOCULE NASES	60	[46=	2.392970E-02
ROCULE SACE=	61	135=	2.358088E+C2
HOCULE NAME=	62	ING=	2.3312328-02
NOCULE NAME=	2	152=	2.0628732-03
HOGULE NAME=	11	186= -	3.0956108-03
MODULE NAME=	1	IMF=	2.389697E-01
#OCULE NAME=	3	INF=	1. 372042E-02
MOCULE NAME=	ÿ	170=	1.3720425-02
HOCULE NABE=	35	IMP =	7.8734225-02
MOCULE NAME:	37	INP=	1.7255608-02
NOCULE NAME=	22	INP=	1.4987028-03
HOCULE NAME=		INP=	8.9388561-03
	23		
HODULE NAME=	20	195=	9.976272F-03
HOOULE BAHE=	21	146=	5.6988758-03
HODULE NARR=	47	195=	1.4747888-01
NOCHLF RANE=	48	196=	1.4747851 -01
ROCULE NAME=	43	IN6=	1.0567772-01
RODULE NAME=	53	126=	2.088525E-01
MUCULE NAME=	13	=351	1.3697182-02
HODULE NAME=	14	17.P=	1.35C981E-02
NOCULE NAME=	15	INF=	1.3697188-02
BOCULE NAME=	16	INF=	1.3509818-02
RODULE NAME=	39	IMP=	7.8566678-02
NODULE NAME=	40	IME=	7.8566671-02
NUDILE NAME=	41	IME=	1.717714E-02
MODULE NAME=	42	IMP=	1.717714E-02
RODULE NAME=	27	IMP=	3.5037028-03
HODULE NARE=	25	ISP=	1.7069351-03
HOBULF MARE-	43	195-	7. 1004236-07
			•
HOCULE NAME=	7/1	148-	1 4704 66 8 43
	24	126= 1265	1.0296568-03
HOCULE SAME=	29	IND=	0.0000001+00
HOULLE BARE=	30	INF=	0.00000E+00
HODULE NAME=	49	195=	1.148009E-01
HOCULE NAME=	50	IMP=	1.148009E-01
NOCULE NAME=	51	=9N1	1.1480098-01
HOCULE NAME=	52	INF=	1. 148009E-01
BODULE NAME=	45	IN P =	1.0567412-01
MOCHLE NAME=	55	1 fi F=	7.935319E-05
HODULE NANC=	54	INP=	1.0926538-03
HODULE NAME=	28	146=	8.946620E-03
SUDILE NAME=	31	IMP=	5.4351548-03
MODULE NAME=	56	14E=	2-0774882-01
BODULE NAME=	ú3	INF=	1. 3238412-05
	-		

THE END

IMP= 1.

1.0000002+00

CHAPTER FIVE

CONCLUSIONS AND RECOMMENDATIONS

V.1. Summary and Conclusions

The methodology to analyze a fault tree in terms of its modular structure has been developed in this thesis. An algorithm to derive a fault tree's modular composition directly from its diagram was given. The procedure consists of piecewise collapsing and modularizing portions of the tree, until eventually the full tree structure is described as a set of modular equations recursively relating the top tree event to its basic component inputs.

The structural representation of fault trees containing replicated events was shown to necessitate the use of higher order gate modules. A Boolean vector representation was chosen to express the family of minimal cut-sets corresponding to a higher order gate.

Once the modular structure for a fault tree has been obtained, it was demonstrated how a quantitative evaluation of reliability and importance parameters may be efficiently performed. Thus, by following the same order in which the fault tree modules were originally found (i.e., starting with the bottom gate branches), each modular occurrence probability can can be easily computed as a function of the occurrence probabilities of its basic event and modular inputs. In contrast, basic event and modular Vesely-Fussell importance measures are best evaluated by starting at the top tree event and successively

applying the modular importance chain rule.

The modular approach to fault tree analysis outlined above was implemented into the computer program PL-MOD. The code was written in PL/l in order to take advantage of the list processing capabilities available in this computer language. In particular, extensive use was made of based structures, pointer variables and dynamical storage allocation. Moreover, the manipulation of Boolean state vectors, required to handle higher order modular structures, was conveniently performed using bit-string variables.

PL-MOD was used to analyze a number of nuclear reactor safety system fault trees, and its performance was tested against that of the minimal cut-set generation codes PREP and MOCUS. It was demonstrated that the code's execution time to modularize a larger sized fault tree will be significantly smaller than that taken to generate the thousands of minimal cut-sets required to characterize the fault tree. Thus, the execution time to modularize the High Pressure Injection System reduced fault tree, composed of 63 gates and 151 components, was 25 times faster than that taken by MOCUS to generate the 13 single event, 294 double event, and 2477 triple event minimal cut-sets associated with the fault tree. Furthermore, because of the structural organization of the modular information describing a fault tree, the evaluation of its reliability parameters is easier to perform using this information than from a mere listing of its minimal cut-sets.

V.2. Recommendations for Future Work

In its present form PL-MOD generates a complete Boolean vector representation for the modular minimal cut-sets of a fault tree. In practice, however, it is sufficient to generate those minimal cut-sets which significantly contribute to the occurrence of the top tree event. Thus, the incorporation in PL-MOD of a capability to generate only those modular minimal cut-sets which require the occurrence of less than N simultaneous modular events (with N = 2,3,4,etc.) would be highly desirable.

In the Reactor Safety Study reduced fault trees were derived by eliminating those basic events which contribute to the TOP tree event only through minimal cut-sets of high order, say quadruple or quintuple event cut-sets. This reduction procedure has however never been automated. PL-MOD would be particularly suited as a tool for deriving reduced fault trees, since the following two criteria for cutting off portions of a tree are available in the code:

(a) Modular events, rather than basic events, contributing to the top tree event only through minimal cut-sets of an order larger than N may be deleted as explained above.

(b) Once an upper limit N has been chosen, the Vesely-Fussell modular importances calculated by PL-MOD can be used to further reduce the tree by cutting off modules whose importances are smaller than a preselected cut-off value.

In order to handle more effectively fault trees which extensively include common mode failure events, it is recommended that the following two capabilities be incorporated into the PL-MOD code:

(a) In its present version, PL-MOD can only handle replicated modular gates, i.e., only replicated gates representing a supercomponent event independent from all other gates in the tree may be treated. In general, replicated gates may exist which do not represent a supercomponent event. Eliminating this restriction would significantly enhance the capabilities of the code.

(b) Similarly, PL-MOD allows the appearance of explicit symmetric (k-out of -n) gates, only if the inputs to these gates are non-replicated components or super-component events. It is proposed that symmetric gates be allowed to operate on input events which are replicated elsewhere in the fault tree.

Thus far, PL-MOD has been restricted to a deterministic evaluation of steady-state occurrence probabilities for a fault tree. Given the efficient recursive computational procedure used by the code, the inclusion of a time-dependent (kinetic) tree analysis capability as well as of a Monte-Carlo package enabling the code to perform a probabilistic distributional analysis would be justified.

REFERENCES

- R.E. Barlow and F. Proschan; Statistical Theory of Reliabibility and Life Testing; Holt, Reinhart and Winston (1975).
- 2. R.E. Barlow and F. Proschan; Importance of System Components and Fault Tree Analysis; ORC-74-3 (1974).
- 3. R.E. Barlow and H.E. Lambert; Introduction to Fault Tree Analysis, Reliability and Fault Tree Analysis; SIAM (1975).
- 4. A. Blin et al; PATREC-DE Code: Evaluation of Common Mode Failures Impact on Reliability; Transactions on European Nuclear Society Conference (April, 1975).
- 5. Z.W. Birnbaum; On the Importance of Different Components in a Multicomponent System, Multivariate Analysis II, edited by P. Krisnaiah; Academic Press (1969).
- 6. P. Chatterjee; Fault Tree Analysis; Reliability Theory and Systems Safety Analysis; ORC 74-34(1974).
- 7. P. Chatterjee; Modularization of Fault Trees: A Method to Reduce the Cost of Analysis, Reliability and Fault Tree Analysis; SIAM (1975).
- 8. J.D. Esary and F. Proschan; Coherent Structures with Non-Identical Components; Technometrics 5 p. 191 (1963)
- 9. J.B. Fussell et al; MOCUS A Computer Program to Obtain Minimal Sets from Fault Trees; Aerojet Nuclear Co. ANCR-1156 (August, 1974).
- 10. J.B. Fussell; Special Techniques for Fault Tree Analysis; Aerojet Nuclear No. (April, 1974).
- 11. I.B.M. Systems Reference Library; PL/1 Language Reference Manual and Programmer's Guide; C28-8201-2 and C28 -6594.
- 12. B.V. Koen and A. Carnino; Reliability Calculations with a List Processing Technique; IEEE Transactions on Reliability Vol. B-23 No. 1(April, 1974).
- 13. H.E. Lambert; Measures of Importance of Events and Cut-sets in Fault Trees, Reliability and Fault Tree Analysis; SIAM (1975).

- 14. H.E. Lambert; Fault Trees for Decision Making in Systems Analysis; UCRL-51829 (Oct., 1975).
- 15. J. Murchland; Fundamental Probability Relations for Repairable Items; NATO Advanced Study Institute on Generic Techniques in System Reliability Assessment, the University of Liverpool (July, 1973).
- 16. P.K. Pande et al; Computerized Fault Tree Analysis: TREEL and MICSUP; ORC 75-3 (1975).
- 17. W. Quine; The Problem of Simplifying Truth Functions, Am. Math. Monthly, 59(1952).
- 18. E.T. Rumble et al; Generalized Fault Tree Analysis for Reactor Safety; EPRI 217-2-2(1975).
- 19. Reactor Safety Study; Appendix II (Volume 1) Fault Tree Methodology; WASH-1400 Draft (August, 1974).
- 20. Reactor Safety Study; Appendix II (Volume 2) PWR Fault Trees; WASH-1400 Draft (August, 1974).
- 21. R.B. Worrell; Using the Set Equation Transformation System in Fault Tree Analysis, Reliability and Fault Tree Analysis; SIAM (1975).
- 22. R.B. Worrell and G.R. Burdick; Qualitative Analysis in Reliability and Safety Studies; IEEE Transactions on Reliability, Volume R-25, Number 3 (August, 1976).
- 23. W.E. Vesely and R.E. Narum; PREP and KITT: Computer Codes for the Automatic Evaluation of Fault Trees; Idaho Nuclear Co. (1970).

APPENDIX

PL-MOD'S INPUT AND OUTPUT DESCRIPTION

Data Input

No FORMAT restrictions exist as far as the listing of data items is concerned. Each data item is only required to be delimited by one or more blank spaces or a comma.

lst Item: 'TITLE' = a set of CHARACTERS enclosed by a
pair of single quote marks.

2nd Item: DEL = number of reliability parameters to be computed (FIXED DECIMAL). (In the present PL-MOD version DEL = 1 or 2)

3rd Item: GUM = total number of fault tree gates (FIXED DECIMAL).

4th Item: RMOD = total number of replicated modules (FIXED DECIMAL).

5th Item: (I,AGIN(I), ALIL(I),ALIR(I))(FIXED DECIMAL) I = gate number, AGIN(I) = number of gate inputs, ALIL(I) = number of free leaf inputs, ALIR(I) = number of replicated leaf inputs.

 $(1 = 1, 2, \dots, GUM)$

6th Item: (TRIM(IX), TRIN(IX))(FIXED DECIMAL)

TRIM(IX) = replicated leaf name associated with a module
TRIN(IX) = replicated gate number

(IX = 1, 2, ..., RMOD)

7th Item: NOR = total number of replicated leaf inputs (FIXED DECIMAL).

8th Item:


TIR(LIR))(FIXED DECIMAL)

NODEIN(J): (NAME, VALUE, GIN, PIT(GIN), LIL, TIL(LIL), LIR,

(J = 1, 2, ..., GUM)NAME = gate number GIN = number of gate inputs PIT(I) = Ith gate input (I-1,2,...,GIN)(If GIN = 0 then PIT = 0)LIL = number of free leaf inputs TIL(I) = Ith free leaf input (I = 1,2,...,LIL)(If LIL = 0 then TIL = 0)LIR = number of replicated leaf inputs TIR(I) = Ith replicated leaf input (I=1,2,...,LIR) (If LIR = 0 then TIR = 0)(5th and 7th Items must be listed in the same order) 9th Item: FOX = 0 if no numerical evaluation is desired, FOX = 1 otherwise If FOX = 0 then delete items 10,11 and 12 10th Item: (FUN, DUN) (FIXED DECIMAL) FUN = Total number of free leaf inputs DUN = Total number of replicated leaf inputs llth Item: (I,STATE(1,I)) (FIXED DECIMAL,FLOAT) STATE(1,1) = probability associated with Ith free input occurrence (I = 1, 2, ..., FUN)

12th Item: (I, STATD (1,I)) (FIXED DECIMAL, FLOAT)
STATD (1,I) = probability associated with Ith replicated
input (If Ith input is associated with a module then STAT D
(1,I) = 0) (I = 1, ..., DUN)

An example of input data is given for the fault tree SAMPLE PROBLEM shown in Figure A-1. Table A-1 shows the input deck, whereas Table A-2 represents the output as given by PL-MOD.



SAMPLE FAULT TREE

	•	217	
	'SAMPLE PROBLEM'	TABLE A-1	SAMP
		. •	
	3 0 2 0	•	
	4 1 1 1 5 1 2 0		
	A 2 0 0 7 1 1 0		
	A 1 0 1 Q 0 2 1	•	
	10 0 2 0		
	12 1 0 1		
	13 0 1 1 14 2 0 0		
	15 1 n 1 16 0 3 n		
	17 1 0 1 13 2 0 0		
	19 1 0 1 20 1 1 1		
	21 0 2 0 22 1 1 1		
	23 5 0 0		
	24 U 1 1 25 1 0 1	•	
	26 0 2 1 29002 1		• •
•	7	Ú 0.	
		2006.	
	4. 2. 1 5. 1 15. 1	21005+	
	5. 2. 2 7 3. 0 0. 0	0 •	
	7 · 1 · 1 9 · 1 22 · 0 A · 1 · 1 10 · 0 0 · 1	0• 20007•	
	4. 2. 0 0. 2 20 21. 10. 2. 0 0. 2 23 24	1 20007,	
	11. 1, 2 12 14, 2 1	2, 0 0, 21001,	
	13. 1. 0 0, 1 5. 14. 2. 2 15 17. 0 0	1 29002+	
	15, 1, 1 16, 0 0, 1	22001.	
	16. 2. 0 0. 3 3 4 5 17. 1 . 1 15. 0 0. 1	29002.	
•	13. 1. 2 19 22. 0 0 19. 2. 1 20. 0 0. 1	• 0 0 • 21004 •	
	20 • 1• 1 21• 1 21• 2• 0.0• 2 8 11•	9, 1 20003,	
	22. 2, 1 23. 1 7. 1 23. 1. 2 24 25. 0 0	20005.	
	24. 2. 0 0, 1 10. 1	20003.	
	26. 1. 0 0. 2 12 13	22004. • 1 20005,	
	24 / 1 1.0E-01		
	2 1.0E-01 3 1.0E-02		
	4 1.02-02		

SAMPLE PROBLEM INPUT

Ċ

ł

(

(

C

٠.,

4

ŧ

ŗ

ť

:

L.	1.0E-02			
6	1.08-01			· .
7	1-0E-03		8	.jE-03
9	1-0E-03	~	10	.5E-03
11	1.05-03		12	.5E-03
13	1.0F-03		14	.JE-03
15	1.05-03		16	.5E-03
17	1.0E-03		18	. 3E-03
19	1.0E-03		20	.5E-03
21	1.0E-03		22	.5E-03
23	1.05-03		24	.5E-03
1	1.0E-01			
5	0			
3	1.0E-01	• .		
<u> </u>	1.05-02			
5	1.0E-01			
4	• 9			
7	1.05-01			

TABLE A-1 (CONTINUED)

TABLE A-2 SAMPLE PROBLEM OUTPUT

TREE ANALYSIS BY MODULES

THE	TIME	21	215558205
LU U	1101	13	210006200

THE DATE IS 770620

. . . .

SAMPLE PROBLEM

OPTION= 2

NUM GATES= 26

NUM REPLICATED HODS= 1

NODE GATE INS PREE LEAVES DEP LEAVES

t	2	1	0
2	1	0	1
3	0	2	0
18	1	1	1
5	1	2	0
6	2.	0	0
7	1	1	0
8 👡	1	0	4
9	0	2	1.
10	0	2	0
11	2	2	0
12	1	0	1
13	0	1	1
14	2	0	0
15	1	()	1
16	0	3	0
17	1	0	1
18	2	0	0

319

1

j,

J

1

1

J

)

J

J

J

)

•	• .												• • • • • • • • • • • • • • • • • • •		
	19	1	0		1										
	20	1	1		1							•			
	21	g	2		0			·			,	•	· ,		
	2?	1	1		1										
	23	2	9		0						•				
	24	a	1		1			<i>.</i> •							
	25	1	0		1										
	26	q	2		1 .										
	RGATE= 1 LEAF=2	9002													
	NUMBER OF DEPENDENT	CONF	ourets= 7		•										
	NODE= 1 VALUE= EP LEAP INPUTS=	1	GATE INPUTS= 0			2				4	PREE LEAP INPUTS=			14	Ð
	NODE= 2 VALUE= 22005	2	GATE INPUTS=			3	PRES	LEAP	INPUTS=			0	DEP LEAF INPUTS=		
	NODE= 3 VALUE= EP LEAF INPUTS=	2	GATE INPUTS= 0			0	FR EL	LEAF	INPUTS*	,		16		17	D
	NODE= 4 VALUB= 21006	2	GATE INPUTS=			5	FREL	LEAP	INPUTS=		•	15	DEP LEAF INPUTS=		320
••	DEP COMP#21006 A	PPEAS	ANCES= -2												
•	NOOF= 5 VALUE= BP LEAF INPUTS=	203	GATE INCUTS= 0			6	PREE	LEAF	INPUTS#			18	•	19	D
	NODE= 6 VALUS= EP LEAP INPUTS=	2	GALE INDULS= 0			7				8	FREE LEAP INPUTS=			0	D
	NODE= 2 AVIIG= 0	۱	JATE ENDUTS=			9	FREE	LEAP	INPUTS=			22	DEP LEAF INPUTS=		
	NODE= 9 VALUE= 20007	1	GATE INPUTS=			10	FREE	LEAF	INPUTS=			0	DEP LEAF INPUTS=		
	NODE= 9 VALU3= EP LEAF INPUTS=	2	GATE INPUTS= 20007	·		0	PR ER	LEAP	INPUTS=			20		21	D
	DEP ('OMP=20007 A	PPEAR	ANCSS= 2												
	NODE= 10 VÁLUS= EP LEAP INPUTS=	2	GATE INPUTS= O			Ü	PREE	LEAP	1NPUTS=			23		24	D
·· 、	NODS= 11 VALUE= 2 DEP IBAR		GATE INPUTS= TS=			12 0				14	PREE LEAP INPUTS=			1	
	NODE = 12 VALUE=	2	GATE INPUTS=			13	PRKE	LEAP	INPUTS-			0	DEP LEAP IMPUTS=		

21001

.

J

J

					•							ر	
	NODE= 13 VALUE=	1 GATE INPUTS=		Û	PREE LEAF INPUTS:			6	DRP LEAP INPUTS=			J	
	NODE= 14 VALUE= EP LEAF INPHTS=	2 GATE INPUTS= 0		15		17	PREE LEAP INPUTS=			0	D	J	
·	NODE= 15 VALUE= 22001	1 GATE INPUTS=		16	PRES LEAP INPUTS-			0	DEP LEAF INPUTS*			. ز	
•	DEP COMP=22001	PPEARANCES= -2								•		1	
•	NODE= 16 VALUE= 5 DED LEAF			0 0	PREE LEAP INPUTS=			3		4			
	NUDK= 17 VALUR= 29002	1 GALE INPUTS=		18	PRBE LEAP INPUTS=			Û	DEP LEAP INPUTS=			у.	
	DEP COMP=29002 A	PPEARANCES= 2										-	
	NOD9# 18 VALUE# RP LEAP INPUTS#	1 GATE INPUTS= 0		19		22	PREE LEAF INPUTS=			0	D	ر	
	NODE= 19 VALUE= 21004	2 GATS INPUTS=		20	PNER LEAP INPHIS=			0	DEP LEAF INPUTS*			J	
	NODE= 20 VALUS= 20091	1 GATE INPUTS-		21	PRER LEAP INPUTS*			9	DEP LEAP INPHIS*			J .	
	NODE= 21 VALUE= EP LTAF INPUTS=	2 GATE INPUTS= 0		0	FREE LFAP INPUTS=			4		11	D	J	
	NODE= 22 VALUE=	2 GATE INPUTS=		23	FREE LEAF INPUTS=			7	DEP LEAF INPUTS=		321	<u>ر</u>	
	NODE= 23 VALUS= RP LEAP INPUTS=	1 GATE INPUTS= 0		24		25	PARE LEAF INPUTS=		- 	0	D	J	
	NODE = 24 VALUE= 20093	2 GATE INPUTS=		0	PRER LEAP INPUTS.		•	10	DEP LEAF INPUTS=			ر	
	DEP COMP=20003 A	PPFARANCES= 2										J	
	NODE= 25 VALUE= 22004	2 GATE INPUTS=		24	PHEE LEAF ENPUTS=			0	DEP LEAF INPHTS=			J	
	DFP [*] COMP=22004 - I	IPPEARANCES= -2											
•	NODE= 26 VALUE= RP 1847 INPUTS=	1 GATE INPUTS= 20005		Ø	PRRR LEAP INPHTS=.		•	12		13	D	ر ۱	
	DEP COMP#20005 / NESTID# 9	NPPEARANCES= 2										- -	
	PREE HODULS NAME LPAF 1NS= HOD 1NS= NUSTID= 13	= 10 VALUR= 2 23 0	NUM LEAP INP=	2 24	NO4 NOD 1%P= 1					•		ے ا	
· ·	PREG NODULE NAME: LEAF INS=	= 16 VALUE= 2)	DUN LEAP IND=	,3 4	nny 200 lub= 1	5					2	J -	
												J	
•												•	

NOD INS= 0 FREE HODULE NAME= 21 VALUE= 2 NUM LEAF INP= 2 NUM MOD INP= 1 LEAF INS= 11 9 MOD INS= 9 NESTID= 24 NESTIDE 26 NESTID= - 2 SESTID= 7 NESTID= 8 NESTED= 12 NFST1D= 15 NESTID= 20 NFSTID= 25 TOTAL SUM BEP= 2 BOOLEAN HAS BEEN CALLED PARENT MODULE NAME= 6 VALUB= 2 NUM LEAP INC= 1 NUM HOD INP. LEAP INS= 0 HOD INS= 0 NESTED MODULE NAME= 7 VALUE= 1 HUN LEAP INPE 1 NUM MOD INP= 1 LEAP INS= 22 MOD INS= 0 NESTED MODULE NAME= 8 VALUE = 1 BUN LPAP 18PT 1 NUM MOD INC= 1 LEAF INS= 9 500 INS= 10 NESTRO MODULE NAME= 9 VALUE= 2 NUM LEAP INP= 2 NUM MOD INP= 1 LEAF INS= 29 21 ຮຸງ NOD ING= 0 N 10100018 BICS COMP= CON6 * * 10010*B CUMP= 1001011B CONRE *10100*D · PARENT MODULE= 6 NUM DEP COMPONENTS= 1 NUN DEP MODULES= 3 DEP COMPS= 20007 DEP MODS= - 2 13 9 MINIMAL CUT SETS 10010 00101 10100 NESTID= 19 NºST(D= 23 SYMM MODULE NAME= 5 VALHER 203 DFP COMPS= 18 19 DEP MODS* 6 MININAL CUT SETS 101 011 119 NESTID= 22 NESTID= 4 1 RESTID= 17

			,											
	TOTAL SUN REP= 2							•						
	BOOLRAN HAS BERN CALL Parent Hodhle Nanr=	.ED 1 VALN	En 1	NUM LAN	• 14P=	1 #	UM NOD	122=	1					
	LRAF INS* Mod Ins=		14 0		•						•		ر ·	
	NESTED NODHLE NAME= Leaf INS= Nod LNS=	2 VALU	R≠ 2 16 0	NUN LEAT		2 # 7	NA 800	[#P=	1				ر	•
•	NESTED HODULE NAME= LEAP INS=	4 VALU	15	NUM LEAI	F INP=	1 8	ach ku	186a	1				,	
	NOD_INS= BICS *01101*B	CON ba	5		• 00111• • 11100•				COMP=		• 10 1 10 • 8	COND=		
	PARENT MODULK= 1 DEP COMPS= DEP MODS=	NUM DEP C 210		5≠ 2	NUN DEP 2200		R3=	2					ر	
	MININAL C 90111 10110 01101	UT SETS											J	
	NESTLD= 14												J	
	TOTAL SUN REP= 10 BOOLEAN HAS BEEN CALL)	
	PARENT NODULE BANK= LEAF INS= NOD INS=	11 VALU	R= 1 1 0	NUA LEAI		2 H	U1 40D	180-	1				323	
	NESTED MODULE NAMES LEAF INS= MOD INS=	12 VALU	n≊ 2 U 0	NUB 1871	P 1885	\$ 1 1	UN 80P	1#₽=	1				ر	
	NESTER MODULE NAME= Leaf INS= Mod INS=	14 VALU	F= 2 U 0	NUA LEAF	P]#P=	1 N	un nod	INP=	1			•	J	
	NESTRO NODULE NAME= LEAP INS= NOD INS=	13 VAL4	K= 1 6 0	NUM LEAT	P INP::	1 11	nu uob	186=	1		•		ر	
•	NESTED NODHLB NAME= Leap ins= Nod ins=	15 VALU	r= 1 0 16	NUM LEAT	F 189=	1 1	00N NU	182-	1	•			ر	
	NESTRD NODULE NAME= LEAP INS= NOD INS=	17 VALII	E= 1 0 0	NUM LEAD	1 J N 9 =	1	un nod	I #9=	١				. J	•
	NESTED MODULE NAME= LEAP INS= MOD INS=	19 VALU	E= 2 0 0	NUM LEAT	P 1NP=	1 #	nu rod	1NP=	1			·)	
	NESTED MODULE NAME=	22 VALU	K= 2	NUM LEAL	P [NP=		HA HOD	1#P=	1					
							•		· · ·				ر ب	
													• •	

LEAF INS= NOD INS=		. 7													
	20	¥ A L II R=	1	VOM	LAAF	140=	,	NUA	ROD	186=	1				
NESTED MODULE NAME=	20	¥AL96= 9	•		LUAT	144 -	•		••••	••••					
LEAP INS= Hod ins=		21													
ECH THOP										•					i
NESTED MODULE NAME=	23	VALUR=	1	8.02	LEAP	146=	. 1	NUM	HOD	186=	1				
LEAF INS=		0						•							
HOD INS=		0													
			-							1 86=	1				
NESTED MODULE NAME=	24	VALUB=	2	NUR	LEAF	146=	1	101	000	186.4	•				•
LEAF INSH		· 10 0													
HOD INS=		U													
NESTED YODULE NAME=	25	VALUZ=	2	NUM	LEAP	100=	1	NUA	600	146=	ŧ				
LEAP INS=	•	0	Ξ.		-										
NOD 1NG=		Ö													
							-								
NESTED NODULE NAME:	- 26		1	NUM	LEAP	186=	2	NUM	NOD	IN6=	1				
IRAF INS=		12					11								
NOD INS=		0									CONP+		1000000101	00000000 B	CONP=
8105		CONP=									CONP=			010000000'B	
•091000010110000000											CUNP=			0011000000*B	
•011003013011000900 •001913311909101990											CUMP=		1010000100	0011100000'B	COMP=
• 10 1000 1 10000 1 10000											CONF=		1010101100	001000000 'B	CONP=
10010000100101111000											COMP =			1010100000 B	
100101011001010000						1901	1904	10001	0110	000+B	CONFa			00 100 10000 ° B	
+10110001000010101100											CONL.=			1010110000'B	
001100110010100100											CONP=			0011001100*B 0010001110*B	
1001100011000110010											CONP=			0010001000 B	
+00101101100010001											COMPE			00 100 1 10 10 · B	
+001100011000100111											COMP# COMP#			0011001100 *8	
+001101011000100110											COMP=		+ 1010100100	0010001110 * *	CORP=
• 10 10 1 10 10 0 00 100 0 100 0 11											COMP=		1011110100	0010001000 * B	COND=
101001000000000000000000000000000000000											COMP=			0919011010*B	
101101010000100110											COBP=			1011001100 · D	
+001100010010110010											CONP=			1010001110 8	
+00101101001010001											COND=			1010001000 B	
+00110001001010911	110 B -	CON₽₽									COAC=			101001101010	
•031101310019100116											COMP= .			0011001001*B 0010011101*B	
+00101011103010001											CON9=			001100100110	
+90110011100010011											COMP=			0010011101.8	
10101011000010091											COMP=			1011001001*8	
+ 101109110900100110 + 001910110010100001											COMP=		10011001100	1010011101.8	COMP=
• 00 1100 1100 10 100 11									•						
·	1 808	DFP COMPO		G	7	NUN D	en 40	DULES		12					
	1 1010	21001			•		2001				2900	2	20003		21004
D#P_CO#PS≠ 22004		20005				•					•				
DEP MODS=		12					14				. 1		15		17
19		22					20				2	3	24		25
24				•											

J

ر

)

)

J

J

J

.

J

J

J

J

J

1

٦

NUM PREE EVENT INFUTS= 24

7 NUM REPLICATED EVENT INPUTS= PPEE INPUT BELIADILITY 9.9999968-02 ١. 2 9.999996E-02 3 9.999998R-03 4.9999948-03 4 9. 4494988-03 5 9.9999966-02 6 7 9,9999998-04 4.9999948-04 9 9.7949748-04 9 4.9999988-04 10 9.9999998-04 11 12 4.9999988-04 13 9.9999992-04 14 4,9999938-04 15 9. 9999998-04 16 4.9999988-04 17 9.9999992-04 19 4.9999908-04

.

19 9,9999996-04 20 4,9999988-04

21 9, 999995-04

22 4.9999968-04

ر ر ع25

)

)

2

J

.)

J

J

6	9. 0000008-01
,	9. 9999968-02
PPER MODULE	
HODHLE NAME= 10	REL= 1.50000E-01
FREE MODULE	
HODULE NAME: 16	REL= 2.999999E-02
FREE NODULE	
MODULE NAME= 21	REL= 1.500008-03
PATRIARCH SUBMODU	LF
NODULE NAME= 6	REL= 0.000008+00
NESTED MODULE	
HODULE NAME= 7	REL= 4.999998E-04
NESTED MODULE	
HODULE NAMES A	REL= 1.5000002-03
NESTED MODULE	
NODULE NAME= 9	REL= 1.5000008-03
PATRIARCH MODULE	
NODULE NAME= 6	REL= 2.0074998-04
SYNN SUCERMODULE	
MODULE NAME= 5	
PATRIARCH SUPSODU	
NODULE NAME= 1	REL= 4.993948E-04
NESTED MODULE	
HODHLE NAME = 2	RSL= 1.5000008-03
NESTED HODHLE	
HODULE NAME= 4	REL= 1.0008018-03
PATPIAPCH MODULE	
HOPULE NAME 1	
REP_MODULE=29002	REL= 7.257900E-07
PATHIANCH SUBBODU	
NODULE NAME= 11	REL= 9.9999908-03
NESTED MODULE	
BODULE NAMES 12	REL= 0.000008+00
NESTED MODULS	
- NODULP_NAN3= - 14	REL= 0,0000015+90
NESTED MODULE	
	85L= 9.999996E-02
NESTED MODULE	
RODULE NAME: 15	REL= 2.393939E-02
NESTED MODULE	
NODULE NAME= 17	REL= 1.000000E+00
NESTRE MODULE	
NODULE NAME= 19	NET= 0.000030E+00

9.9999968-02 5

9.9999945-03 q

2

23 24

1

DEP INPUT RELIABILITY

3 9. 3999968-02

9. 999,999<u>8-04</u>

4.9999982-04

n. 749496 B-02

0.000009E+00

J

J

1

NESTE	a nobula			
NODUL	E NAME=	22	RELT	9, 797999 6-04
NESTE	D MODULE			. · · ·
MODUL	R NAME=	20	教育主要	1.5000008-06
RESTE	P NODULE			
NODUL	E NABET	23	発ビしゃ	1.0000002+00
BESTE	D NODULE			
NODUL	R NAMES	24	REL*	4 . 999998E-04
NESTE	D NODULS			
NODUL		25	REL=	0.000005+00
NESTE				
RODUL		26	861.=	4.9999946-07
	ARCH HODU			
NODPL		11	RSL=	2. 106253E-11
INDEX	= 13PR0	Pa	1	
PATR=	111MP=		1.000	0002+00
PATR=				
•	11IMP= IPER.TAR			0002+00 7,331645e-13
•		=210	0 1HEY=	
1=	IPER. TAR	=210	0 1HEY=	7.331645E-13 1.9596248-11
I= I=	IPER. TAR	=210 =220	0 1HEY=	7,3316458-13
I= I=	1988. TAR 2988. TAR 2988. TAR ATE=22001	=210 =220 E8	0 18E4= 0 18E4= D=	7.331645E-13 1.9596248-11
I= I= NOTST	IPER. TAR PPER. TAR	=210 =220 E8	0 18E4= 0 18E4= D=	7, 301645E-13 1,959628E-11 9,303861E-01
I= I= NOTST	1988. TAR 2988. TAR 2988. TAR ATE=22001	=210 =220 [!! =290	0 1#E¥= 0 18 C¥= P= 0 28 E¥=	7, 301645E-13 1,959628E-11 9,303861E-01
1= I= NOTST I= I=	1928. TAR 2028. TAR ATE=22001 1928. TAR 4928. TAP	= 2 10 = 2 20 [!! = 2 90 = 200	0 1HEY= 0 1ACY= 1P= 102REY= 103REY=	7, 3016458-13 1, 9596248-11 9, 3038618-01 2, 1062538-11 2, 3755928-16
I= I= NOTST I=	1968. TAR 2968. TAR 476=22001 1968. TAR	= 2 10 = 2 20 [!! = 2 90 = 200	0 1HEY= 0 1ACY= 1P= 102REY= 103REY=	7, 301645E-13 1, 959624E-11 9, 303861E-01 2, 106253E-11
1= I= NOTST I= I=	1928. TAR 2928. TAR ATE=22001 1928. TAR 4928. TAP	=210 =220 t3 =290 =200	0 1HEY= 0 1RCY= P= 0 2RCY= 0 3REY= 0 4REY=	7, 3016458-13 1, 9596248-11 9, 3038618-01 2, 1062538-11 2, 3755928-16

NOTST	AFE=22004 LHP=	1.0234248-05
I =	7PER. TAK=200958EY=	1.4515978-12

8#G=

846=

NUG=

GOLP=	10808=	12	
GO [.]) *	2P301=	14	
GOLD=	3PROP=	13	
GULP=	4PROP=	15	
GOLD=	5P808=	17	
601.0=	6 P R() P =	19	
GO1.0=	78308=	22	
GOLD=	8P80P=	20	
GOLD=	32802=	21	
GO1.D=	10PROP=	24	
GOLD=	11PR0P=	25	
G() D=	12PR0P=	26	•
GOLDE	1)PR08=	1	
HUSTER	0P# 1		

NOTSTATE=22006 [AF= GOLD= 1PROP= 16 GOLD= 2PROP= 21 JPROP= 2 G()1.D= 4PROP= GO 1. D= 4 1PROP= 5 GO L D = HOSTPROP= 5 GOL0= 1PRUP= 6 NOSTPROP= 6 1PROP= 2PROP= 7 GOLD= GOLD= 8

2

-

 \smile

6.8945598-02 pi)G= 1.000002+00 1.00000E+00 3.000002+00

B#G=

4.000002+00

1.300007+01

J

ر J

J

J

J

J

J

J

327 J

J

J

J

ر

J

J

J

GOLD# JPROP# 7 BIG# GOLD= 1PROP= 10 BUG#

1.00000E+00 0.00000E+00

J

J

ر

J

J

J

J

)

J

J

ر 328

J

ر

.)

VESELY-PHSSELL IMPORTANCES

FREE RVENTS 1= STATS (2, 1) = 1.00000E+00; 1 1 = STATE(2,2) = 1.00000E+00; 2 STATE (2, 3) = 3. 10128E-01: 1= 3 STATE(2,4) = 3.101288-01; 1= ŧ. STATE (2,5) = 3. 10123E-01; 1= 5 STATE (2,6) = 9.65193E-01; 1= 6 I = 7 STATE(2,7) = 6.89184E-04; 1= 8 STATE (2,8) = 3.754446-06; 1= 9 STATE (2.9) = 1.12781E-05: 1= 10 STATE (2, 10) = 0. 90000E+00; I = 11 STATE(2,11) = 7.518888-06; I = 12 STATE (2, 12) = 0. 0000000+90: 1= 13 STATE (2, 13) = 0. 00000F+00; 1= 14 STATE (2, 14) = 1.000003+00; 1= 15 STAIR(2,15) = 6.99237E-02; 1= 16 STATE(2,16) = 3. 10351E-01; . 1= 17 STATE(2,17) = 6.20702E-01; 14 STATE (2, 18) = 4. 19804E-05; 1= 1= 19 STATE (2, 19) = 4.89970E-05; 20 STATE (2, 20) = 2.62211E-08; 1= STATE(2,21) = 5.24426E-08; 1= 21 STATE (2, 22) = 5. 3229 1E-06; 1 = 22 23 STATE (2,23) = 1.04885E-05; I= 24 1= STATE (2,24) = 5.24426E-06; REPLICATED RVENTS STATU (2, 1) = 3.480396-02; I= 1 STATD (2,2) = 1.00000E+00; I = 2 1= 3 STATD (2,3) = 1.12783E-05; 1= 4 STATU (2,4) = 6.960668-02; STATD (?, 5) = 6.89184E-02; 1= 5 1= 6 STATD (2,6) = 9. 300208-01; I≈ 7 STATD (2,7) = 2.097708-05;

	•		
NODULES			
MODULE NAS	15= 10	IMP=	1.5712898-05
BOOULE BAP	NE= 16	180=	9.3038616-01
BODULE NAM	1E= 21	IdP=	1. 1278 138-05
HODPLE NAP	1E= 6	196=	0.0939996+99
BODULS NAS	1F= 7	140=	5. 3229.328-06
HODBLE RAP	1E= -)	146=	1.5732808-05
HOPULE NAM	(月二 9	INP=	7,8664928-08
MODILE NAM	1E= 5	146=	0.000002+00
HODBLE NAS	1E= 1	[36=	1. 000008+00
HODULE NAM	1E= 2	140=	9.3105448-01
NODULE NAD	1E= 4	ISP=	6.4979798-02
BODULE NAM	18= 11	EAD=	1.0000000000
BODDLE NAP	1F= 12	146=	0. 00000000000
MOBULE NAM	1E= 14	146=	0.000002+00
MODULE NAM	1E= 11	141=	9.6519308-01
HODULE NAM	15= 15	146=	9.3038618-01
MODULE NAM	1E= 17	IAP=	6.9617848-02
BODULE HAS	4E= 19	1 M P=	0.0000018+70
HODULE NAM	16= 22	146*	6.891850E-04

IMP=	2.1055758-05

INP+ IMP+

IND=

-	60176 00000	

1.000000E+00

E+00

HODHLE	HANE=	20	IMP=	1.1278338-05
MODULE	NAMR=	2.3	=981	1.0234248-05
NODULE	NAME =	24	IAP=	. 0. 000000E+00
MODULE	HANKS	25	1MP=	0. 909000E+09
RODULE	NA 19 19 =	26	IMP=	A. QUOQUAE+90

J

J

J

J

1

J

J

J

J

٦

J

1

J

1

THE END

