Design, implementation, and verification of a multipurpose, flexible, three-phase back-to-back voltage-source inverter

by

Elaina T. Chai

B.S., Massachusetts Institute of Technology (2012)

Submitted to the Department of Electrical Engineering and Computer Science in partial fulfillment of the requirements for the degree of Master of Engineering in Electrical Engineering and Computer Science at the

MASSACHUSETTS INSTITUTE OF TECHNOLOGY

February 2014

© Elaina T. Chai, MMXIV. All rights reserved.

The author hereby grants to MIT permission to reproduce and to distribute publicly paper and electronic copies of this thesis document in whole or in part in any medium now known or hereafter created.

Signature redacted

Author .................................................................

Department of Electrical Engineering and Computer Science

Signature redacted

Certified by ….........................................................

Ivan Celanovic

Principal Research Scientist

Signature redacted

Thesis Supervisor

Signature redacted

Accepted by …........................................................

Albert R. Meyer

Chairman, Masters of Engineering Thesis Committee
Design, implementation, and verification of a multipurpose, flexible, three-phase back-to-back voltage-source inverter

by

Elaina T. Chai

Submitted to the Department of Electrical Engineering and Computer Science on January 31, 2014, in partial fulfillment of the requirements for the degree of Master of Engineering in Electrical Engineering and Computer Science

Abstract

In this thesis, I designed, implemented, and verified a multi-purpose, three-phase back-to-back voltage source inverter for grid connected applications. This inverter features extensive hardware protection, opto-isolation between the power stage and the controller, and reconfigurable I/O routing. The converter is designed for both research and teaching to enable rapid prototyping and verification of advanced control algorithms for grid-connected converters, motor drives etc. I also demonstrate the utility of the power electronics converter as a vector controlled PMSM motor drive. Finally, I use the inverter to perform frequency domain validation of a hardware-in-the-loop simulator. I then design and implement a virtual spectrum analyzer, whose implementation required the creation of a DFT algorithm in python based on the Goertzel algorithm.

Thesis Supervisor: Ivan Celanovic
Title: Principal Research Scientist
Acknowledgments

I would like to first and foremost, express my sincere gratitude to my mentor and thesis supervisor, Ivan Celanovic, for his knowledge, patience and guidance. He has been, and continues to be a pillar of support during my years spent working for him as an undergraduate researcher and as a Master’s student, as was critical to the successful completion of my thesis.

I would also like to thank my lab mates, Jason Poon, Michel Kinsy and Walker Chan, for their advice, company, pranks and stories. They made every day working in the lab something fun to look forward to, and they were invaluable in their advice towards my work.

Last but not least, I would like to thank my family: my parents Ronald and Suzanne, for their support and their patience, especially during the times I was too grumpy and tired to talk to; my older sister, Sarah and her awesome baked goods always waiting for me when I go home for the holidays, and my twin Lauren, for putting up with moods in proxy of my parents, and reminding me to have fun once in a while.
# Contents

1 Introduction ................................................. 15
   1.1 Thesis Contributions ................................. 16

2 Inverter Design .............................................. 19
   2.1 Power Stage ............................................. 20
      2.1.1 IGBT Module ........................................ 21
      2.1.2 Voltage and Current Measurements ............... 22
      2.1.3 DC Measurements .................................... 23
      2.1.4 Isolated Power Modules ............................ 24
   2.2 Flexible I/O ............................................. 25
   2.3 Protection Scheme ....................................... 26
      2.3.1 CPLD protection ..................................... 29
      2.3.2 DSP Protection ...................................... 29
   2.4 Layout Considerations ................................. 30
   2.5 Digital Stage ............................................ 32
   2.6 Finished Packaging ...................................... 33
   2.7 Experiments ............................................. 34
   2.8 Conclusion ............................................... 36
      2.8.1 Issues ............................................... 36
      2.8.2 Final Remarks ....................................... 36

3 Virtual Spectrum Analyzer in Real-Time HIL Simulator ............... 39
   3.0.3 Previous Works ....................................... 40
## List of Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-1</td>
<td>Top Level Schematic of Inverter</td>
<td>21</td>
</tr>
<tr>
<td>2-2</td>
<td>Platform Cable USB II for programming the CPLD</td>
<td>26</td>
</tr>
<tr>
<td>2-3</td>
<td>Programming the CPLD</td>
<td>26</td>
</tr>
<tr>
<td>2-4</td>
<td>Comparator circuit for fault detection</td>
<td>28</td>
</tr>
<tr>
<td>2-5</td>
<td>Layer 2 of PCB showing separation of ground planes</td>
<td>32</td>
</tr>
<tr>
<td>2-6</td>
<td>Image of Inverter Front Panel interfacing with microcontroller board</td>
<td>33</td>
</tr>
<tr>
<td>2-7</td>
<td>Image of Inverter Back Panel</td>
<td>34</td>
</tr>
<tr>
<td>2-8</td>
<td>Image of PMSM Test Setup</td>
<td>35</td>
</tr>
<tr>
<td>2-9</td>
<td>Transient Line Current comparisons of inverter hardware ((i_a(t)) in blue) and the real-time emulation ((\tilde{i}_a) in cyan) Error shown in red</td>
<td>35</td>
</tr>
<tr>
<td>2-10</td>
<td>Steady-state Line-to-Line Voltage comparisons of inverter hardware ((v_{ab}(t)) in blue) and the real-time emulation ((\tilde{v}_{ab}) in cyan)</td>
<td>35</td>
</tr>
<tr>
<td>3-1</td>
<td>Schematic of Input Impedance Measurement (controller is external)</td>
<td>43</td>
</tr>
<tr>
<td>3-2</td>
<td>Bode Plot of Buck Converter Input Impedance</td>
<td>44</td>
</tr>
<tr>
<td>3-3</td>
<td>Schematic of Output Impedance Measurement (controller is external)</td>
<td>44</td>
</tr>
<tr>
<td>3-4</td>
<td>Bode Plot of Buck Converter Output Impedance</td>
<td>45</td>
</tr>
<tr>
<td>3-5</td>
<td>Schematic of Line-to-Output Measurement (controller is external)</td>
<td>46</td>
</tr>
<tr>
<td>3-6</td>
<td>Bode Plot of Buck Converter Line-to-Output transfer function</td>
<td>46</td>
</tr>
<tr>
<td>3-7</td>
<td>Model of Buck Converter simulated in real-time, as shown interfacing with an open-loop embedded controller to measure the control-to-output transfer function</td>
<td>47</td>
</tr>
<tr>
<td>3-8</td>
<td>Bode Plot of Buck Converter Control-to-Output transfer function</td>
<td>48</td>
</tr>
</tbody>
</table>
3-9 Schematic of Loop Gain Measurement

3-10 Bode Plot of Closed Loop Buck Converter Loop Gain transfer function

3-11 Schematic of Buck Converter validation setup, as shown interfacing with an open-loop embedded controller to measure the control-to-output transfer function

3-12 Photograph of the experimental buck converter HIL emulation validation setup

3-13 Comparison of steady state output voltage, $V_{out}$ of the HIL emulator and the reference hardware design

3-14 Comparison of steady state inductor current of the HIL emulator and the reference hardware design

3-15 Comparison of control-to-output measurements between the HIL emulator and the reference hardware design

A-1 Layer 1: Signal

A-2 Layer 2: Ground Plane

A-3 Layer 3: Signal / Power

A-4 Layer 4: Signal / Power

A-5 Layer 5: Ground Plane

A-6 Layer 6: Signal

B-1 Mechanical Drawing of Heat Sink for Grid-Connected IGBT, IGBT1

B-2 Mechanical Drawing of Heat Sink for Load-Connected IGBT, IGBT2

D-1 Schematic of CPLD Connections

D-2 Schematic of Analog and Digital Connectors

D-3 Schematic of Power Stage 1

D-4 Schematic of Power Stage 2

D-5 Schematic of Analog Signal Conditioning Circuits

D-6 Schematic of Power Supplies and Output Filters

D-7 Schematic of Digital Opto-isolators
List of Tables

2.1 PMSM Experimental Testbed Specifications and Ratings 34

3.1 Component values for buck converter simulation test setup 42
3.2 Real-time HIL computational platform features 43
3.3 Component values for buck converter test setup 51

C.1 Table showing Pinout of 64-Pin Analog Connector 72
C.2 Table showing Pinout of 96-Pin Digital Connector 73

E.1 Table showing Pinout of CPLD 86
Chapter 1

Introduction

This thesis presents the development of hardware and software tools for the purpose of rapid controller development for controlling power electronics systems. This thesis will be presenting a flexible back-to-back 3-phase inverter for the purpose of reference hardware validation of controller design, and a virtual spectrum analyzer for implementation inside a ultra-low-latency hardware in the loop (HIL) power electronics simulator.

Power electronics is a discipline that deals with efficient conversion and control of power flow by means of semiconductor switches; whether it is DC-DC conversion inside a computer, or DC to 3-Phase AC interface with the power grid. With over $400 billion spent on electrical energy in the US alone in the last year, more reliance on 'green' energy, and increasing costs associated with extracting energy from other sources such as fossil fuels, any increase in efficiency and reliability introduced into power electronics will result in massive energy savings. Some estimates predict up to 30% energy savings by power electronics if fully utilized.

The development of modeling and simulation tools is essential to the progress of
power electronics research. However, power electronics systems are not very easy to model compared to other electronic systems. Most electronic systems can be very accurately modeled by assuming that the entire system is linear time invariant (LTI). By assuming an LTI system, analysis and predictions of the behavior of the system becomes much simpler, and one can take advantage of a large range of available mathematical and computational tools. Power electronics circuits heavily rely on the use of fast switches which are inherently non-linear. Every time a switch changes its state, the topology of the circuit changes. As a result, the entire power electronics system is a non-linear time-varying dynamic circuit.

To model power electronics systems, ideal switch models are often a good approximation. For a circuit with n switches, the set of possible states of the circuit can be as high as 2n (though the actual number of valid states is lower). Within each of these states (we call them modes in hybrid system terminology) however, the topology is approximated as an LTI system, easing the analysis. The only difficulty is that one has to keep track of these modes.

1.1 Thesis Contributions

Thesis contributions are two fold:

1. The design, construction and verification of the inverter
2. The design and implementation of the spectrum analyzer inside the real-time emulator.

For the inverter design and construction, I will describe the following contributions:
- Top Level design of inverter
- 3 level Scheme to protect the user and hardware against a wide variety of fault conditions
- Line and DC Measurements to allow for closed loop control of the system
- Flexible Digital I/O using a CPLD
- Mechanical Design of the system
- Layout considerations to improve noise effects

For the spectrum analyzer, I will describe the following contributions:

- Implementation of the spectrum analyzer
- Test Setup and verification
- Frequency domain validation of the real-time emulator
Chapter 2

Inverter Design

My project was to create a universal bi-directional back-to-back 3-phase 2-level inverter to serve as the flexible hardware prototyping for advance control development, to be used in conjunction with the TI DSP controller. The inverter is designed to be used in a research and academic settings.

The project is a new design inspired by an inverter built by Nathan Pallo for his 2011 Undergraduate Advanced Project, titled 'Hybrid Dynamical Modeling of Power Electronics Systems'[10]. He designed a single three phase 2-level inverter. The nominal output was a phase voltage of 120V, and phase current 12A. The switching for the 3-phase inverter was implemented using an IGBT module by International Rectifier rated for 600V 20A. The design featured full isolation between power and small signal circuitry for EMI and safety reasons. He used analog opto-isolators for output current and voltage measurements, and BNC connectors to connect these measurements to the external controller. Digital isolators were used for the gate drive signals. These digital signals were delivered to the board via a DB-37 connector. The final PCB was very compact. The PCB itself was 16 square inches, and supported only with standoffs. It was not designed to be encased in an enclosure. Additional
breakout boards were required to interface with the controller.

My revision features key improvements in the original design by Nathan, to be discussed later in this report, such as:

1. 3-level Protection scheme for hardware and user
2. Integrated Power supply for control and signal conditioning circuitry
3. Improved DSP controller interface
4. Increased EMI suppression
5. Increased current and voltage filtering
6. Flexible digital IO
7. Mechanical Packaging

The inverter is designed to be used in as the final verification step of a rapid prototyping design process and as a teaching tool. The control design process is described as follows:

1. Initial control design and testing using an offline simulator (e.g. PSIM or PLECS)
2. Rapid prototyping using ultra-high fidelity HIL system
3. Final control system verification using flexible three-phase two-level back-to-back IGBT inverter.

### 2.1 Power Stage

In this section I will describe the power stage of the inverter. I will elaborate on the features, choice of key power components, as well as PCB layout. A top level schematic of the inverter is shown in Figure 2-1.
2.1.1 IGBT Module

The power module used is the an integrated 3-phase IGBT module by International rectifier, IRAMY20UP60B, rated for 600V 20A[4]. To create the 2-level inverter, two of these modules were connected via the DC bus, as shown in Figure 2-1.

An integrated power module was chosen because of the additional functionality and convenience that accompanies a complete module package. The inverter itself could have been constructed using 12 switches (6 per inverter) at a potentially lower total cost than the integrated module. However, having the switches in a single module, the overall layout of the switches is much tighter than what could easily be achieved by 6 individual switches. In addition, this power module has highly
desirable functionality and built-in protection that would have been otherwise difficult to implement otherwise. This protection includes:

1. Shoot-through protection.
2. Over-current and over-temperature protection.

Additionally the module provides temperature measurement as well as a DC-link current measurement.

2.1.2 Voltage and Current Measurements

This section describes the measurement circuits on the 3-phase line sides of the inverter. Both sides feature current measurement circuits on two of the three lines. The current measurement of the third line can be calculated from the other two. The grid-tied side of the circuit also has circuits to measure the line-to-line voltages. This side is the side intended to be connected to the grid if the application calls for it (see left side of figure 2-1).

Having these measurements is crucial in many standard applications of 3-phase inverters. For example, in the application of permanent magnet synchronous motor (PMSM) drive, proper control can be achieved using closed loop control where the feedback signals are the phase current measurements. In grid-connected applications, such as a photo-voltaic circuit injecting power into the grid, in order to efficiently inject power into the grid, the phase and amplitude of the line-to-line grid voltage must be known by the controller.

The key modules used to make the current and voltage measurements are a series of current and voltage Hall Effect transducers, listed below:

These modules were chosen for a number of reasons. They were very simple to integrate and their nominal measurement ranges easily captured to expected current and voltage ranges of the power stage. Additionally, they could provide measurements that were both bi-directional, as well as isolated, eliminating the need for special analog opto-isolation circuits to deliver the measurements to the small-signal analog stage.

2.1.3 DC Measurements

This subsection describes the DC bus measurements. The measurements are as follows:

1. DC-Link Current through IGBT Module 1 (using integrated shunt resistor)[4].
2. DC-Link Current through IGBT Module 2.
3. DC Bus Voltage.

These measurements are important for two reasons: closed loop control and circuit protection. In certain applications, such as a boost rectifier, where the output voltage is the DC Bus voltage, the goal is to maintain a certain output voltage via feedback measurements to the micro-controller.

Additionally, in case of fault, it is essential to monitor the the DC bus and DC-Link current being carried by the components. The 3-stage protection scheme implemented in this design, requires that both CPLD and the micro-controller have ready access to these values in order to initiate a safe shutdown of the circuit if need be. This is described further in section (ref).
2.1.4 Isolated Power Modules

The control and measurement circuitry in the power stage is supplied separately by the internal isolated power supply. The voltages required are as follows:

- +5V
- -5V
- +12V
- +15V

Being connected to the power stage comes with two main disadvantages. The first is that power electronics circuits are very noisy, especially compared to relatively small signal analog circuits. The second, is the high power nature of power electronics presents a hazard to any electronics directly connected to it. Without proper isolation, even through the power supply of the board, any faults in the power stage can potentially destroy not only the power supply, but any delicate circuitry such as the control boards, as well as present a hazard to the connected computer as well user, who will be directly interacting with the control board more than any other system connected to the inverter. It is for this reason that special isolated power modules are required to power the circuitry in power stage.

To further reduce the problem of noise, the measurement circuitry is given its own analog ground inside the power stage, and a +5V and -5V power module separate from the rest of the circuitry inside the power stage. The grounds are separated by a ferrite bead[12]. The final list of components are as follows:

<table>
<thead>
<tr>
<th>Part Description</th>
<th>Manu.</th>
<th>Manu. Number</th>
<th>Ratings</th>
</tr>
</thead>
<tbody>
<tr>
<td>+5/+15V Isolated Power Module</td>
<td>Murata</td>
<td>NMD050515SC</td>
<td>100mA,34mA</td>
</tr>
<tr>
<td>+12V Isolated Power Module</td>
<td>Murata</td>
<td>MEV3S0512SC</td>
<td>250mA</td>
</tr>
<tr>
<td>+5/-5V Isolated Power Module</td>
<td>CUI Inc</td>
<td>VASD1-S12-D5-SIP</td>
<td>100mA,100mA</td>
</tr>
</tbody>
</table>
2.2 Flexible I/O

To maintain compatibility with as many controllers as possible, without the use of any additional breakout boards, it was necessary to insert a programmable device that could do the rerouting of these digital signals. The device chosen was the CPLD, and with it, the inverter system can be rapidly programmed to accept either controller, or any other that uses the same DIN connector.

The part chosen was the XCR3128XL-10VQ100C by Xilinx, a 100-pin CPLD with a max delay of 9.1ns and 84 general purpose I/O[16]. The pin connections of this part can be found in table E.1.

As long as the controller uses the 96-pin DIN 41612 connector, and has its I/O along the 43 pins connected to the CPLD, the CPLD can be programmed to route the appropriate signals.

There are two minimum requirements for programming the CPLD:

- ISE WebPack, a Xilinx programming environment free for use for programming CPLD’s.
- JTAG programmer. The recommended model is the Xilinx Platform Cable USB II, shown in figure 2-2, and uses a 14-pin 2mm female connector.

Figure 2-3 shows how to connect the programmer to the CPLD for reprogramming.
2.3 Protection Scheme

Protection schemes are essential to power electronics design. The large currents and voltages regularly handled by power electronics systems not only present a danger
to any connected circuitry, but also pose serious health hazards to the user and any other by-standers. In this design, we handle this by using relays, fuses and other components to implement a 3-level protection scheme:

- Fast: Within μs, the IGBT module internal protection starts shutting down the IGBT and the CPLD throw open all relays.
- Average: Fast-acting fuses (as quickly as 10ms) disconnect the power stage[7].
- Slow: External controller shuts down PWM and signals that contactors should open.

The scenarios we are interested in protecting against are:

1. DC-Bus Overvoltage
2. DC-Bus Undervoltage
3. Over-current in each IGBT module
4. Over-temperature in each IGBT module
5. Shoot-through

They first four scenarios produce 6 signals (2 each for over-current and over-temperature) that are measured via a series of comparators, whose reference values can be set by potentiometers. In the event that we encounter one of the above scenarios, the comparator would transition to a high state, and initiate a shutdown sequence (See Appendix D pg. 83). Figure 2-4 shows the comparators on the board with their associated potentiometers for setting the reference values.
In the case of over-voltage, the CPLD immediately turns on a chopper circuit (See Appendix D pg. 79). This consists of a power resistor and switch (at the same rating as the IGBT modules) across the DC bus. It will immediately start drawing power from the DC bus when DC Link Overvoltage is detected, and will shutoff when the DC Link has recovered from over-voltage.

The IGBT module currently used (iramy20up60b) does not contain an input for a shutdown signal. Instead it already comes with the following protection schemes built in:

- Over current protection
- Over temperature protection
- Under voltage lockout
2.3.1 CPLD protection

The output of the comparators for the above signals are tied directly to CPLD I/O pins. Within the CPLD, this signals would be a connected to a single OR gate. When we encounter any of the above fault scenarios, the CPLD will initiate the following shutdown sequence:

1. Turn off all PWM signals.
2. Throw open all contactors.
3. Send a fault signal to the DSP.
4. Turn on an LED to indicate to the user that a fault was detected.

2.3.2 DSP Protection

While the DSP controller will receive the analog outputs of the Inverter, and so can actually measure when the module has encountered one of the above fault scenarios, this detection is slower, compared to the built-in module protection. Instead the module will rely on the fault signals from the CPLD to initiate a shutdown. Upon receiving the fault signal it will shutdown the PWM signals.

Due to the large capacitance across the DC bus, it is a good practice to place a discharge resistor across the DC bus capacitor. This will ensure a speedy discharge of the large bus capacitor ~10s when the converter is off. However, since we do not want this resistor to draw too much current during normal operation, the resistor chosen will have the following parameters:

- 20 K Ohms
- 10W
Fuses are mounted into the back panel of the case. They are added to the external connectors that serve as power I/O’s, totalling 4 panel mount fuses.

2.4 Layout Considerations

One of the greatest challenges of the inverter design was the board layout. While certain factors such as proximity to external connectors, or the physical limitations imposed by the component sizes and the case dimensions played a role, by far, the factor that had the greatest effect on the board layout was noise considerations.

The problem was that the circuit board was a combination of three types of circuits:

- Analog
- Digital
- Power switching (high-power)

The small signal analog stage circuits were all the circuitry whose job was signal measurement and conditioning. The digital stage was all circuitry expected to handle digital signals, and the power stage contained all circuitry connected to the high power electronics. While the rapid switching of digital circuits can produce some noise in the ground, the main source of noise is from the power stage, where the high currents flowing through the power electronics can induce noise in the nearby copper.

To minimize the effects of this noise, the ground was separated into 4 parts:

- Small signal analog: All analog circuitry used for conditioning of signals going out of the Analog I/O connector.
The amount of noise generated by the power stage was creating too much interference with the measurement circuitry to produce clean useful signals. To mitigate this as much as possible, the board had to be laid out in such a way that even the measurement circuitry and the rest of the power stage were given separate grounds and power supplies, connected only by a ferrite bead. Figure 2-5 shows ground separation in one of the inner layers.

The result of this layout is a 6-layer board, with most of the internal layers used for power routing, leaving the outer layers for signal routing. While it usually good practice to keep as many components as possible on one side of the board to reduce board manufacturing costs, this rule of thumb had to be broken to keep the power electronics compact, and the filter capacitors as close as possible to their respective power modules.

There is still some noise in the 100mV range of the measured signals due to the power electronics, and this will simply have to be accounted for in system controller.
2.5 Digital Stage

The addition of the digital stage is a major improvement over previous 2011 design. The key component of the digital stage is the Complex Programming Logic Device (CPLD), through which all digital I/O from the external connector is routed. This component enables both the 3-level protection scheme, as well as the greatly increases the overall flexibility of the unit.

Other components of the digital stage include:
- 1MHz clock
- 6 general purpose LED’s drive by the CPLD
- Digital optoisolation circuits for all signals routed to the power stage
- 6 Digitized signals from the analog stage for fault detection

2.6 Finished Packaging

The inverter was mounted in a plastic case by Bopla. The front and back panels are 2mm aluminum plates cut to provide openings for the external connectors, to provide mechanical support for the IGBT heat sinks, and a mounting platform for the fuses and the power supply.

Figure 2-6: Image of Inverter Front Panel interfacing with microcontroller board
2.7 Experiments

After the completion of the inverter, it was used in test and verification experiments [2]. One such experiment was to control a permanent magnet synchronous machine (PMSM), and the results were compared with the real time emulator. The ratings for the PMSM are as follows:

<table>
<thead>
<tr>
<th>Specification</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Model identifier</td>
<td>Anaheim EMJ-04APB</td>
</tr>
<tr>
<td>Stator Resistance</td>
<td>2.174 Ω</td>
</tr>
<tr>
<td>Magnet flux linkage</td>
<td>0.3859 Wb</td>
</tr>
<tr>
<td>d-axis inductance</td>
<td>2.5 mH</td>
</tr>
<tr>
<td>q-axis inductance</td>
<td>2.5 mH</td>
</tr>
<tr>
<td>Number of Pole Pairs</td>
<td>2</td>
</tr>
<tr>
<td>Base speed</td>
<td>5000 r/min</td>
</tr>
<tr>
<td>Phase Current</td>
<td>2.7 A</td>
</tr>
<tr>
<td>Phase voltage</td>
<td>200 V</td>
</tr>
<tr>
<td>PWM Switching Frequency</td>
<td>4 kHz</td>
</tr>
<tr>
<td>Dead time</td>
<td>1 μs</td>
</tr>
</tbody>
</table>

Table 2.1: PMSM Experimental Testbed Specifications and Ratings
Figure 2-8: Image of PMSM Test Setup

Figure 2-9: Transient Line Current comparisons of inverter hardware ($i_a(t)$ in blue) and the real-time emulation ($\hat{i}_a$ in cyan). Error shown in red.

Figure 2-10: Steady-state Line-to-Line Voltage comparisons of inverter hardware ($v_{ab}(t)$ in blue) and the real-time emulation ($\hat{v}_{ab}$ in cyan).
2.8 Conclusion

2.8.1 Issues

There are still issues facing the current iteration of the design:

- Noise is still a big issue in the DC current measurement circuitry, and the switching action of the IGBT's can be easily seen in the background of the measured signals.
- The inverter cannot be directly connected to the grid, and still has to be powered by either a variable DC or AC supply. The concern is inrush through the AC connectors.

Therefore my recommendations for any future revisions are the following.

For noise, consider having improved PCB layout and more finely tuned filtering.

To mitigate inrush on the 3-phase connectors, consider having another set of relays on the 3-phase legs, in series with resistors to pre-charge the DC-Bus cap to prevent inrush when connecting to the grid or a DC Bus pre-charging resistor.

From this project, I learned a great deal about the following:

2.8.2 Final Remarks

- Power electronics systems design
- Circuit schematic design
- PCB Layout and Ordering
• Factors influencing component selection and availability
• Power electronics safety
• Practical circuit construction and debugging techniques

I also became very adept at circuit CAD software, in this case, Eagle CAD, as well as the mechanical CAD software, Solidworks.
Chapter 3

Virtual Spectrum Analyzer in Real-Time HIL Simulator

One of the key functions of the back-to-back inverter was to provide the final hardware validation of the experiments run using an Ultra-Low-Latency Hardware-in-the-Loop (HIL) simulator.

HIL has been receiving increasing attention as an indispensable tool for designing and validating complex control systems. Hardware-in-the-loop enables control engineers to test real controller systems by directly interfacing them with a real-time emulation of a converter power stage. Because engineers are able to quickly test controllers under a wide range of operating and fault conditions without the need for a high-power lab, the amount of time and resources required for design, testing, and validation of these systems can be drastically reduced. In addition, the HIL configuration enables repeatable and formalized testing over a spectrum of operating conditions (including faults) that are often impossible or too expensive to test with real hardware.
3.0.3 Previous Works

Until recently however, the computational and latency requirements for real-time simulation of fast, non-linear switching power electronics have limited the speed, fidelity, and applicability of HIL emulators in power electronics. For instance, in [15], the authors have designed and tested a realtime HIL simulator of an H-bridge inverter. However, because the HIL simulation relied on a time averaged model with a minimum time step of $250\mu s$, the authors were unable to characterize the model beyond 100 Hz, which limits the fidelity of the model. In another study, authors have presented fast real-time HIL simulators with a minimum time step of 10s [3]. While they have validated the results of the system under steady state conditions, the fidelity of the system for fast transient conditions and in the frequency domain have not been presented. Lastly, in [11], the authors have presented results under steady state and transient conditions for a real-time HIL simulator with a PWM sampling resolution of 12.5 ns and 10s simulation time step. However, the fidelity of this system in the frequency domain has not been validated, and it appears that the flexibility of the proposed modeling approach is limited.

The HIL emulator platform analyzed in this chapter is based on a novel application specific processor in FPGA that computes piecewise linear state space models in hard real-time with a $1\mu s$ time step [8].

3.0.4 Introduction

In this chapter, I will:

- demonstrate the concept and describe my implementation of a network analyzer in a high-fidelity HIL design environment.
• present a frequency domain analysis of several representative converter models in the HIL system by means of comparisons with small-signal analytical models.
• describe an experimental test setup using the inverter described in the previous chapter, to verify my findings in the time and frequency domains.

I experimentally validate several frequency domain transfer functions for a buck converter, including input impedance, output impedance, line-to-output, and control-to-output transfer functions using an HIL-based spectrum analyzer. To the best of my knowledge, extensive frequency domain fidelity validation has not been reported for any ultra-low latency HIL emulators. In addition, I believe that the network analyzer utility in HIL can be an extremely useful tool for control engineers to quickly tune and optimize performance of a closed loop control system.

3.1 Frequency Domain Analysis of HIL Simulator

In order to validate the fidelity of the HIL emulator in the frequency domain, I have created a test setup where I measure the following frequency domain transfer functions: input impedance, output impedance, line-to-output, and control-to-output. I will briefly describe the test setup used to obtain the frequency domain measurements, the four experiments used to measure the transfer functions, and the analytical models used to compare the results.

I have chosen the converter under test to be the buck converter, due to its analytical small-signal model being very well understood. However, the HIL system can be easily expanded to model more complex systems such as a two-level inverter.
3.1.1 Test Setup

The procedure for the tests was as follows: the buck converter was created inside the schematic editor of the HIL and assigned the values shown in Table 3.1. For each experiment, an external signal generator is used to inject a disturbance into the HIL emulator. The frequency of the disturbance is swept and the resulting analog waveforms from the emulator are captured on an oscilloscope for post processing. Post processing is initially carried out using Python. A script is used to extract the Discrete Fourier Transform (DFT) of the swept frequencies based on the Goertzel algorithm. The DFT of the output is compared to the input disturbance, and plotted against the analytical model in the frequency domain[2].

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output Resistance, $R$</td>
<td>5Ω</td>
</tr>
<tr>
<td>Output Inductance, $L$</td>
<td>1 mH</td>
</tr>
<tr>
<td>Output Capacitance, $C$</td>
<td>100 μF</td>
</tr>
<tr>
<td>Input Voltage, $V_{DC}$</td>
<td>50 V</td>
</tr>
<tr>
<td>PWM Switching Frequency</td>
<td>10 kHz</td>
</tr>
<tr>
<td>Duty Cycle, $D$</td>
<td>50%</td>
</tr>
<tr>
<td>Dead time</td>
<td>1 μs</td>
</tr>
</tbody>
</table>

Table 3.1: Component values for buck converter simulation test setup

The open loop control algorithm for the buck converter is implemented on a separate DSP based Texas Instruments TMS320F2808 Control Card.

The signal generator used to generate the disturbance is an Agilent 33220A and is injected through an interface board between the TMS320F2808 Control Card and the HIL emulator. For the input impedance, output impedance, and line-to-output tests, the disturbance is routed directly to the HIL emulator and is used to drive the simulated disturbance source. For the control-to-output test, the disturbance is routed to the internal ADC module of the TMS320F2808, where it is used to perturb the control signal, as seen in Figure 3-7. The specifications for the HIL computational platform can be seen in Table 3.2.
3.1.2 Input Impedance Experiment

In the first experiment in which I measure the input impedance, I injected a disturbance into the input voltage and measured the effect this disturbance had on the input current. A schematic of this is shown in Figure 3-1:

![Schematic of Input Impedance Measurement (controller is external)](image)

Figure 3-1: Schematic of Input Impedance Measurement (controller is external)

The disturbance is modeled as a small sinusoidal voltage source in series with the DC input voltage. The final voltage is shown in figure 3-1 as \( V_d \). Indeed here I can see a benefit of using the HIL emulator system, in which there is no need for an isolation transformer or impedance matching in order to successfully inject our disturbance into the power electronics system. I compare this to the following analytical model shown in equation 3.1 [9] and plot the results in figure 3-2:

\[
Z_{in} = \frac{V_{in}}{I_{in}} = \frac{1}{D^2} \left( \frac{s^2RLC + sL + R}{sRC + 1} \right) \quad (3.1)
\]
3.1.3 Output Impedance Experiment

In this experiment, I injected a disturbance into the output current and measured the effect this disturbance had on the output voltage. The disturbance is modeled as circuit containing a small sinusoidal voltage source in series with a RC blocking circuit, in parallel with the output of the buck converter. A schematic of this is shown in Figure 3-3:

![Schematic of Output Impedance Measurement](image)

Figure 3-3: Schematic of Output Impedance Measurement (controller is external)

I compare this to the following analytical model shown in equation 3.2 [9] and plot the results in figure 3-4:
\[ Z_{\text{out}} = \frac{sL R}{s^2 RLC + sL + R} \] (3.2)

![Magnitude of Output Impedance](image)

![Phase of Output Impedance](image)

Figure 3-4: Bode Plot of Buck Converter Output Impedance

### 3.1.4 Line-to-Output Experiment

In the third experiment, in which I measure the line-to-output transfer function, I use the same setup as the input impedance experiment, but instead of measuring the input current, I measure the resulting output voltage to get the line-to-output transfer function. A schematic of this is shown is Figure 3-5:

This result is compared to the following analytical model shown in equation 3.3 [9] and plot the results in figure 3-6:

\[ \frac{V_{\text{out}}}{V_{\text{in}}} = D \left( \frac{1}{s^2 LC + \frac{sL}{R} + 1} \right) \] (3.3)
3.1.5 Control-to-Output Experiment

For our fifth experiment, I inject our disturbance directly into the controller. The ADC module inside the TMS320F2808 requires unipolar signals, so I inject this with an offset. Inside the controller, I remove this offset and appropriately scale it before adding it to the value of the duty cycle inside the controller. An interrupt service routine runs at 8 kHz to read the ADC and update the PWM generator module inside the controller. The PWM module then uses this updated duty cycle value to determine the duty cycle of the PWM used to drive the converter.
The corresponding analytical model in equation 3.4 [9]:

\[ \frac{\dot{v}}{d} = \frac{V_{in}}{D} \left( \frac{1}{s^2LC + \frac{sL}{R}} + 1 \right) \]  

(3.4)

However, the analytical model for the control-to-output transfer function has to be modified to take into account the delay due to the PWM implementation of the controller. This is unlike the previous frequency response measurements, in which comparisons were made directly to the analytical models described in their respective sections. Thus, the updated control-to-output transfer function is shown in equation 3.5, where T is the time step of the controller, and the real-time emulation is compared to this model in figure 3-8:

\[ \frac{\dot{v}}{d} = \frac{V_{in}}{D} \left( \frac{1}{s^2LC + \frac{sL}{R}} + 1 \right) e^{-sT} \]  

(3.5)
3.1.6 Loop-Gain Measurement

I tested the spectrum analyzer on a closed loop system to see if we could map out the loop gain transfer function. The system chosen was a TI online example closed loop buck controller code that used the output voltage as a feedback signal[13]. Instead of injecting the disturbance in the controller, within the emulator I injected the disturbance $V_d$ into the output voltage measurement $V_{out}$ and used the sum of $V_{out} + V_d$ as the feedback signal to the external controller. The closed loop gain is measured as $\frac{V_{out}}{V_d}$. A schematic of this is shown in figure 3-9.

This approach is a marked improvement over the implementation in the previous section because this implementation of the spectrum analyzer is controller agnostic. The stock code from TI was run on the TMS320F2808 control card without
any modifications. Instead the injection took place inside the emulator itself. The loop-gain transfer function can be mapped out independent of the controller hardware/software/firmware implementation, for rapid development of the closed loop parameters.

The preliminary loop gain measurement result of this is shown in figure 3-10. We see a typical loop gain transfer function of the plant and the controller, with a slope at DC to mitigate steady state error, and a magnitude bump to improve bandwidth. Controller parameters are completely detuned and this measurement technique requires further test and verification, but overall results are promising.
To comprehensively validate the fidelity of the real time HIL emulation, I created a validation test setup that runs the real-time HIL emulation in parallel with an identical power stage implementation [2]. The schematic of this setup can be seen in Figure 3-11. The test setup can be seen in Figure 3-12 and the specifications of the test bed is given in Table 3.2 and Table 3.3.
Figure 3-11: Schematic of Buck Converter validation setup, as shown interfacing with an open-loop embedded controller to measure the control-to-output transfer function.

Figure 3-12: Photograph of the experimental buck converter HIL emulation validation setup.

<table>
<thead>
<tr>
<th>Component</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output Resistance</td>
<td>10Ω</td>
</tr>
<tr>
<td>Output Inductance</td>
<td>450 µH</td>
</tr>
<tr>
<td>Output Capacitance</td>
<td>80 µF</td>
</tr>
<tr>
<td>Input Voltage</td>
<td>50 V</td>
</tr>
<tr>
<td>PWM Switching Frequency</td>
<td>10 kHz</td>
</tr>
<tr>
<td>Inverter Module Ratings</td>
<td>20A, 600V</td>
</tr>
<tr>
<td>Dead time</td>
<td>1 µs</td>
</tr>
</tbody>
</table>

Table 3.3: Component values for buck converter test setup
The hardware reference design consists of the back-to-back two-level three-phase inverter drive described in the previous chapter.

3.3 Fidelity Comparison: HIL vs Reference Hardware Design

In this section, I investigate the fidelity of the real-time HIL emulator by comparing the results of the large-signal time domain and the small signal frequency domain of the HIL emulator with the Buck Converter reference hardware design described in Section 3.2. The controller used is an open-loop Buck Converter control code run on the TMS320F2808 control card [14]. In each of the following experiments, I run both systems in parallel with the same PWM signals from the controller.

3.3.1 Time Domain Comparison

In the first experiment, I compare the steady state output voltage ripple of the HIL emulator with the real hardware reference. Figure 3-13 shows the comparison between the emulator and the real hardware reference on the time scale of the switching frequency.

In the second experiment, I compare the steady state current ripple through the inductor of the HIL emulator with that of the real hardware reference. Figure 3-14 shows the comparison between the two results. As the figures show, the emulation of the buck converter matches very closely with the real hardware reference on the time scale of the switching frequency.
Figure 3-13: Comparison of steady state output voltage, $V_{\text{out}}$, of the HIL emulator and the reference hardware design.

Figure 3-14: Comparison of steady state inductor current of the HIL emulator and the reference hardware design.
3.3.2 Frequency Domain Comparison

In the third experiment, I redo the small signal frequency domain experiment to measure the control-to-output transfer function, but this time I compare the results to the real hardware reference. Figure 3-15 shows the comparison in the frequency domain. As the figure shows, the emulation of the buck converter closely matches the frequency response of the real hardware converter.

Figure 3-15: Comparison of control-to-output measurements between the HIL emulator and the reference hardware design
3.4 Conclusion

For the initial frequency domain validation, post-processing was done using Matlab. With the concept of a network analyzer inside the real-time emulator validated against the back-to-back voltage-source inverter, the final spectrum analyzer inside the emulator was implemented using python and took advantage of the built-in capture functions. The result is a seamless additional tool inside the emulator with which to carry out frequency analysis of the power electronics model in real time.

For this work I learned the following:

- Designing and implementing an experimental test bed.
- Various techniques with which to carry out DFT analysis.
- Automation script development for experimental purposes.

Another limitation is the variety of real-hardware frequency analysis comparisons we are able to implement. Many similar spectrum analysis of any power electronics systems usually requires injection using an isolation transformer. Our real-hardware comparison avoided this by injecting the disturbance signal into the controller itself, thereby avoiding physically tampering with the power electronics hardware. This limited the variety of real-hardware comparisons we could do, and a real-hardware comparison of the impedance measurements would require more powerful and specialized hardware to inject the disturbance signal in a safe manner.

For future works, I recommend the following:

- Aquiring hardware to expand the range of hardware tests that can safely implemented.
- Using the results of these tests in the development of adaptive closed loop
control systems.

- A possible collaboration with RPI to use the virtual spectrum analyzer to carry out three-phase impedance measurements [1].
Chapter 4

Conclusion

In this thesis I have described a flexible multi-purpose back-to-back inverter with extensive built in software and hardware protection. I have demonstrated its utility in as both a power converter for a 3-phase PMSM, as well as a buck converter. I used the inverter as real hardware validation for my work validating the concept of a spectrum analyzer for a real-time simulator, which resulted in the complete python implementation of a spectrum analyzer tool for use inside the simulator software.

The specification for the back-to-back voltage source inverter with the following requirements:

- Flexible I/O for compatibility with controllers used with the real-time simulator
- Extensive protection on a hardware and software level, due to its use in an experimental research setting
- Flexible power electronics stage to maximize the number of topologies it can verify from the real-time emulator.

Once the inverter was completed, I was able to use it to verify my work towards
the implementation of spectrum analyzer inside the real-time emulator.

With the completion of both projects, the real-time emulator developers have a more flexible and safer hardware with which to verify their results from the emulator. Additionally, they now have a spectrum analyzer tool that can be implemented on their systems in real-time, further increasing the capability of their systems.

Such a tool can also be applied to future adaptive controller development projects, utilizing the results of the spectrum analysis to adjust parameters of the control code.

Suggestions for future work are:

- A next revision of the inverter PCB with improved PCB layout and more finely tuned filtering.
- Consider having another set of relays on the 3-phase legs, in series with resistors to pre-charge the DC-Bus cap to prevent inrush when connecting to the grid, or a DC Bus pre-charging resistor.
- Acquiring hardware to expand the range of hardware tests that can safely implemented.
- Using the results of these tests in the development of adaptive closed loop control systems.
- A possible collaboration with RPI to use the virtual spectrum analyzer to carry out three-phase impedance measurements [1].
Appendix A

Inverter PCB Layout
Figure A-1: Layer 1: Signal
Figure A-2: Layer 2: Ground Plane
Figure A-3: Layer 3: Signal / Power
Figure A-4: Layer 4: Signal / Power
Figure A-5: Layer 5: Ground Plane
Figure A-6: Layer 6: Signal
Appendix B

Mechanical Design Drawings
Figure B-1: Mechanical Drawing of Heat Sink for Grid-Connected IGBT, IGBT1
Figure B-2: Mechanical Drawing of Heat Sink for Load-Connected IGBT, IGBT2
Appendix C

Back-to-Back Inverter Pin IO
| A1  | IGBT2.I1  | C1  | AGND |
| A2  | IGBT2.I3  | C2  | AGND |
| A3  | IGBT1.TFLT | C3  | AGND |
| A4  | IGBT2.TFLT | C4  | AGND |
| A5  | VDC       | C5  | AGND |
| A6  | ISHUNT1   | C6  | AGND |
| A7  | ISHUNT2   | C7  | AGND |
| A8  | IGBT1.I1  | C8  | AGND |
| A9  | IGBT1.I2  | C9  | AGND |
| A10 | VLEM1     | C10 | AGND |
| A11 | VLEM2     | C11 | AGND |
| A12 | N/C       | C12 | AGND |
| A13 | N/C       | C13 | AGND |
| A14 | N/C       | C14 | AGND |
| A15 | N/C       | C15 | AGND |
| A16 | N/C       | C16 | AGND |
| A17 | +12V      | C17 | AGND |
| A18 | +12V      | C18 | AGND |
| A19 | -12V      | C19 | AGND |
| A20 | -12V      | C20 | AGND |
| A21 | +5V       | C21 | AGND |
| A22 | +5V       | C22 | AGND |
| A23 | -5V       | C23 | AGND |
| A24 | -5V       | C24 | AGND |
| A25 | N/C       | C25 | AGND |
| A26 | N/C       | C26 | AGND |
| A27 | N/C       | C27 | AGND |
| A28 | N/C       | C28 | AGND |
| A29 | N/C       | C29 | AGND |
| A30 | N/C       | C30 | AGND |
| A31 | N/C       | C31 | AGND |
| A32 | N/C       | C32 | AGND |

Table C.1: Table showing Pinout of 64-Pin Analog Connector
<table>
<thead>
<tr>
<th></th>
<th>DIN1</th>
<th>B1</th>
<th>DOUT1</th>
<th>C1</th>
<th>3V3</th>
</tr>
</thead>
<tbody>
<tr>
<td>A2</td>
<td>DIN2</td>
<td>B2</td>
<td>DOUT2</td>
<td>C2</td>
<td>3V3</td>
</tr>
<tr>
<td>A3</td>
<td>DIN3</td>
<td>B3</td>
<td>DOUT3</td>
<td>C3</td>
<td>3V3</td>
</tr>
<tr>
<td>A4</td>
<td>DIN4</td>
<td>B4</td>
<td>DOUT4</td>
<td>C4</td>
<td>3V3</td>
</tr>
<tr>
<td>A5</td>
<td>DIN5</td>
<td>B5</td>
<td>DOUT5</td>
<td>C5</td>
<td>3V3</td>
</tr>
<tr>
<td>A6</td>
<td>DIN6</td>
<td>B6</td>
<td>DOUT6</td>
<td>C6</td>
<td>DGND</td>
</tr>
<tr>
<td>A7</td>
<td>DIN7</td>
<td>B7</td>
<td>DOUT7</td>
<td>C7</td>
<td>DGND</td>
</tr>
<tr>
<td>A8</td>
<td>DIN8</td>
<td>B8</td>
<td>DOUT8</td>
<td>C8</td>
<td>DGND</td>
</tr>
<tr>
<td>A9</td>
<td>DIN9</td>
<td>B9</td>
<td>DOUT9</td>
<td>C9</td>
<td>DGND</td>
</tr>
<tr>
<td>A10</td>
<td>DIN10</td>
<td>B10</td>
<td>DOUT10</td>
<td>C10</td>
<td>DGND</td>
</tr>
<tr>
<td>A11</td>
<td>DIN11</td>
<td>B11</td>
<td>DOUT11</td>
<td>C11</td>
<td>DGND</td>
</tr>
<tr>
<td>A12</td>
<td>DIN12</td>
<td>B12</td>
<td>N/C</td>
<td>C12</td>
<td>DGND</td>
</tr>
<tr>
<td>A13</td>
<td>DIN13</td>
<td>B13</td>
<td>N/C</td>
<td>C13</td>
<td>DGND</td>
</tr>
<tr>
<td>A14</td>
<td>DIN14</td>
<td>B14</td>
<td>N/C</td>
<td>C14</td>
<td>DGND</td>
</tr>
<tr>
<td>A15</td>
<td>DIN15</td>
<td>B15</td>
<td>N/C</td>
<td>C15</td>
<td>DGND</td>
</tr>
<tr>
<td>A16</td>
<td>DIN16</td>
<td>B16</td>
<td>N/C</td>
<td>C16</td>
<td>DGND</td>
</tr>
<tr>
<td>A17</td>
<td>DIN17</td>
<td>B17</td>
<td>N/C</td>
<td>C17</td>
<td>DGND</td>
</tr>
<tr>
<td>A18</td>
<td>DIN18</td>
<td>B18</td>
<td>N/C</td>
<td>C18</td>
<td>DGND</td>
</tr>
<tr>
<td>A19</td>
<td>DIN19</td>
<td>B19</td>
<td>N/C</td>
<td>C19</td>
<td>DGND</td>
</tr>
<tr>
<td>A20</td>
<td>DIN20</td>
<td>B20</td>
<td>N/C</td>
<td>C20</td>
<td>DGND</td>
</tr>
<tr>
<td>A21</td>
<td>DIN21</td>
<td>B21</td>
<td>N/C</td>
<td>C21</td>
<td>DGND</td>
</tr>
<tr>
<td>A22</td>
<td>DIN22</td>
<td>B22</td>
<td>N/C</td>
<td>C22</td>
<td>DGND</td>
</tr>
<tr>
<td>A23</td>
<td>DIN23</td>
<td>B23</td>
<td>N/C</td>
<td>C23</td>
<td>DGND</td>
</tr>
<tr>
<td>A24</td>
<td>DIN24</td>
<td>B24</td>
<td>N/C</td>
<td>C24</td>
<td>DGND</td>
</tr>
<tr>
<td>A25</td>
<td>DIN25</td>
<td>B25</td>
<td>N/C</td>
<td>C25</td>
<td>DGND</td>
</tr>
<tr>
<td>A26</td>
<td>DIN26</td>
<td>B26</td>
<td>N/C</td>
<td>C26</td>
<td>DGND</td>
</tr>
<tr>
<td>A27</td>
<td>DIN27</td>
<td>B27</td>
<td>N/C</td>
<td>C27</td>
<td>DGND</td>
</tr>
<tr>
<td>A28</td>
<td>DIN28</td>
<td>B28</td>
<td>N/C</td>
<td>C28</td>
<td>5V</td>
</tr>
<tr>
<td>A29</td>
<td>DIN29</td>
<td>B29</td>
<td>N/C</td>
<td>C29</td>
<td>5V</td>
</tr>
<tr>
<td>A30</td>
<td>DIN30</td>
<td>B30</td>
<td>N/C</td>
<td>C30</td>
<td>5V</td>
</tr>
<tr>
<td>A31</td>
<td>DIN31</td>
<td>B31</td>
<td>N/C</td>
<td>C31</td>
<td>5V</td>
</tr>
<tr>
<td>A32</td>
<td>DIN32</td>
<td>B32</td>
<td>N/C</td>
<td>C32</td>
<td>5V</td>
</tr>
</tbody>
</table>

Table C.2: Table showing Pinout of 96-Pin Digital Connector
Appendix D

Inverter Circuit Schematic
Figure D-1: Schematic of CPLD Connections
Figure D-2: Schematic of Analog and Digital Connectors
Figure D-3: Schematic of Power Stage 1
Figure D-4: Schematic of Power Stage 2
Figure D-5: Schematic of Analog Signal Conditioning Circuits
Figure D-6: Schematic of Power Supplies and Output Filters
Figure D-7: Schematic of Digital Opto-isolators
Figure D-8: Schematic of Comparators
Appendix E

CPLD Pin IO
<table>
<thead>
<tr>
<th>Pin 1</th>
<th>IGBT2_H3</th>
<th>Pin 34</th>
<th>VCC</th>
<th>Pin 67</th>
<th>DIN7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pin 2</td>
<td>IGBT2_H2</td>
<td>Pin 35</td>
<td>DIN32</td>
<td>Pin 68</td>
<td>DIN6</td>
</tr>
<tr>
<td>Pin 3</td>
<td>VCC</td>
<td>Pin 36</td>
<td>DIN31</td>
<td>Pin 69</td>
<td>DIN5</td>
</tr>
<tr>
<td>Pin 4</td>
<td>TDI</td>
<td>Pin 37</td>
<td>DIN30</td>
<td>Pin 70</td>
<td>DIN4</td>
</tr>
<tr>
<td>Pin 5</td>
<td>IGBT2_H1</td>
<td>Pin 38</td>
<td>GND</td>
<td>Pin 71</td>
<td>DIN3</td>
</tr>
<tr>
<td>Pin 6</td>
<td>IGBT2_L3</td>
<td>Pin 39</td>
<td>VCC</td>
<td>Pin 72</td>
<td>DIN2</td>
</tr>
<tr>
<td>Pin 7</td>
<td>IGBT2_L2</td>
<td>Pin 40</td>
<td>DIN29</td>
<td>Pin 73</td>
<td>TDO</td>
</tr>
<tr>
<td>Pin 8</td>
<td>IGBT2_L1</td>
<td>Pin 41</td>
<td>DIN28</td>
<td>Pin 74</td>
<td>GND</td>
</tr>
<tr>
<td>Pin 9</td>
<td>IGBT2_P3</td>
<td>Pin 42</td>
<td>DIN27</td>
<td>Pin 75</td>
<td>DIN1</td>
</tr>
<tr>
<td>Pin 10</td>
<td>IGBT2_P2</td>
<td>Pin 43</td>
<td>GND</td>
<td>Pin 76</td>
<td>DOUT11</td>
</tr>
<tr>
<td>Pin 11</td>
<td>PORT.EN</td>
<td>Pin 44</td>
<td>DIN26</td>
<td>Pin 77</td>
<td>DOUT10</td>
</tr>
<tr>
<td>Pin 12</td>
<td>IGBT2_P1</td>
<td>Pin 45</td>
<td>DIN25</td>
<td>Pin 78</td>
<td>DOUT9</td>
</tr>
<tr>
<td>Pin 13</td>
<td>IGBT1_H3</td>
<td>Pin 46</td>
<td>DIN24</td>
<td>Pin 79</td>
<td>DOUT8</td>
</tr>
<tr>
<td>Pin 14</td>
<td>IGBT1_H2</td>
<td>Pin 47</td>
<td>DIN23</td>
<td>Pin 80</td>
<td>DOUT7</td>
</tr>
<tr>
<td>Pin 15</td>
<td>TMS</td>
<td>Pin 48</td>
<td>DIN22</td>
<td>Pin 81</td>
<td>DOUT6</td>
</tr>
<tr>
<td>Pin 16</td>
<td>IGBT1_H1</td>
<td>Pin 49</td>
<td>DIN21</td>
<td>Pin 82</td>
<td>VCC</td>
</tr>
<tr>
<td>Pin 17</td>
<td>IGBT1_L3</td>
<td>Pin 50</td>
<td>DIN20</td>
<td>Pin 83</td>
<td>DOUT5</td>
</tr>
<tr>
<td>Pin 18</td>
<td>VCC</td>
<td>Pin 51</td>
<td>VCC</td>
<td>Pin 84</td>
<td>DOUT4</td>
</tr>
<tr>
<td>Pin 19</td>
<td>IGBT1_L2</td>
<td>Pin 52</td>
<td>DIN19</td>
<td>Pin 85</td>
<td>DOUT3</td>
</tr>
<tr>
<td>Pin 20</td>
<td>IGBT1_L1</td>
<td>Pin 53</td>
<td>DIN18</td>
<td>Pin 86</td>
<td>GND</td>
</tr>
<tr>
<td>Pin 21</td>
<td>IGBT1_P3</td>
<td>Pin 54</td>
<td>DIN17</td>
<td>Pin 87</td>
<td>CLK</td>
</tr>
<tr>
<td>Pin 22</td>
<td>IGBT1_P2</td>
<td>Pin 55</td>
<td>DIN16</td>
<td>Pin 88</td>
<td>CLK</td>
</tr>
<tr>
<td>Pin 23</td>
<td>IGBT1_P1</td>
<td>Pin 56</td>
<td>DIN15</td>
<td>Pin 89</td>
<td>CLK</td>
</tr>
<tr>
<td>Pin 24</td>
<td>DCR</td>
<td>Pin 57</td>
<td>DIN14</td>
<td>Pin 90</td>
<td>CLK</td>
</tr>
<tr>
<td>Pin 25</td>
<td>INRUSH</td>
<td>Pin 58</td>
<td>DIN13</td>
<td>Pin 91</td>
<td>VCC</td>
</tr>
<tr>
<td>Pin 26</td>
<td>GND</td>
<td>Pin 59</td>
<td>GND</td>
<td>Pin 92</td>
<td>DOUT2</td>
</tr>
<tr>
<td>Pin 27</td>
<td>DCP</td>
<td>Pin 60</td>
<td>DIN12</td>
<td>Pin 93</td>
<td>DOUT1</td>
</tr>
<tr>
<td>Pin 28</td>
<td>OC2</td>
<td>Pin 61</td>
<td>DIN11</td>
<td>Pin 94</td>
<td>CPLD.LED6</td>
</tr>
<tr>
<td>Pin 29</td>
<td>OC1</td>
<td>Pin 62</td>
<td>TCK</td>
<td>Pin 95</td>
<td>GND</td>
</tr>
<tr>
<td>Pin 30</td>
<td>OVDC</td>
<td>Pin 63</td>
<td>DIN10</td>
<td>Pin 96</td>
<td>CPLD.LED5</td>
</tr>
<tr>
<td>Pin 31</td>
<td>UVDC</td>
<td>Pin 64</td>
<td>DIN9</td>
<td>Pin 97</td>
<td>CPLD.LED4</td>
</tr>
<tr>
<td>Pin 32</td>
<td>TFLT2</td>
<td>Pin 65</td>
<td>DIN8</td>
<td>Pin 98</td>
<td>CPLD.LED3</td>
</tr>
<tr>
<td>Pin 33</td>
<td>TFLT1</td>
<td>Pin 66</td>
<td>VCC</td>
<td>Pin 99</td>
<td>CPLD.LED2</td>
</tr>
</tbody>
</table>

Table E.1: Table showing Pinout of CPLD
Bibliography


