A Stereo Vision System with Automatic Brightness Adaptation

by

Keith G. Fife

Submitted to the Department of Electrical Engineering and Computer Science
in Partial Fulfillment of the Requirements for the Degrees of

Master of Engineering
and
Bachelor of Science in Electrical Engineering and Computer Science

at the

Massachusetts Institute of Technology

May 1999

© 1999 Massachusetts Institute of Technology. All rights reserved.
A Stereo Vision System with Automatic Brightness Adaptation

by

Keith G. Fife

Submitted to the Department of Electrical Engineering and Computer Science on 7 May 1999 in partial fulfillment of the requirements for the degrees of Master of Engineering and Bachelor of Science in Electrical Engineering and Computer Science

Abstract

This thesis describes the development of an automatic brightness adaptive imaging system for use in stereo vision algorithms implemented for a variety of processing architectures. A 256 x 256 array of wide dynamic range pixels with on-chip A/D converters provides the digital data path for a feedback network which controls the charge integration parameters at each pixel. The first goal of the project was to build a real-time demonstration of the imager with configurable compression functions. Secondly, electronic irising was employed by controlling the global charge integration time based on the average intensity of the image. In addition to electronic-irising, the imaging system employs a linear or a logarithmic compression scheme based on the image data. The controller fits the compression function to the image by comparing the average intensities of many different regions within the image. Finally, a 3-camera stereo-vision system was developed with data transfer to a PC through the PCI bus at 60fps. The imagers are synchronized and controlled based on the center imager's data which allows for consistent object correlation in stereo vision algorithms.

Thesis Supervisor: Charles G. Sodini
Title: Professor of Electrical Engineering
Acknowledgments

I am very grateful to the number of people who have contributed to the successful completion of my master’s project.

First, I’d like to extend my gratitude to Professor Charles Sodini for providing me with this research opportunity. Throughout the project he exhibited trust in my judgment and confidence in my ability. I also thank Dr. Ichiro Masaki for his insight and judgment in this technical field.

Without the help of Zubair Talib I would not have been able to meet the deadline for the first stage of this project. He also helped me out with general computing issues and warmed me up to the idea of using PCs rather than UNIX Workstations when the proper tools fit better there. He also provided many useful tools such as perl programs and \LaTeX documents. Thanks to Lane Brooks for being the key player in developing the software for displaying the 3 real-time images on the PC.

I thank all of the students and staff in Professor Sodini’s research group. Many thanks to Steven Decker for his help on the first stage of the project and in general for creating the CMOS imager chip upon which this thesis is based. Pablo Acosta-Serafini allowed me to move the lab into our office and lengthen my desk with the infamous desk extender. Jim MacArthur offered assistance and advice with design and general engineering problems. Many thanks are in order to Patricia Varley and Anne Hunter for their generous assistance in dealing with MIT administrative tasks.

Finally, I thank my family. In addition to all her support, and despite her busy schedule, my wife kindly proof-read my thesis. I also thank my Mom and Dad. It was they who encouraged me to explore my scientific interests while growing up. I’m very grateful for their constant support, encouragement, and money.
Contents

1 Introduction ........................................... 15
   1.1 Imager Architecture .................................. 16
      1.1.1 3 Transistor MOS pixel .......................... 16
      1.1.2 Wide-Dynamic Range MOS pixel .................. 17
   1.2 Imager System Requirements .......................... 18
   1.3 Automatic Brightness Adaptation ..................... 18
   1.4 Project Description .................................. 19
   1.5 Thesis Organization .................................. 19

2 Imager Architecture and Compression Functions ......... 21
   2.1 The Pixel Array ..................................... 21
   2.2 The Compression Function ............................ 23
   2.3 Adjusting Global Integration Period ................... 26
   2.4 Compression Function Used for Automatic Brightness Adaptation ............ 27

3 Alternative Brightness Adaptive Schemes ............... 29
   3.1 Image Sensors with Extended Dynamic Range .......... 29
      3.1.1 Multiple Integration Periods ..................... 29
      3.1.2 Non-Linear Pixels ................................ 32
   3.2 Techniques for Automatic Iris control ................ 32
      3.2.1 Mechanical Irising ................................ 32
      3.2.2 Electronic Irising ................................ 33
   3.3 Systematic Solutions for Intelligent Vehicles .......... 33

4 Design .................................................. 35
   4.1 Overview ........................................... 35
      4.1.1 Real-Time Demonstration ............................ 35
      4.1.2 Digital Imager ..................................... 35
      4.1.3 Automatic Brightness Adaption System .............. 36
      4.1.4 PCI Interface ..................................... 38
   4.2 Real-Time Camera Implementation ....................... 39
      4.2.1 Format Converter .................................. 39
      4.2.2 NTSC Encoder ..................................... 42
      4.2.3 Imager Timing Signals .............................. 45
   4.3 Digital Imager Implementation .......................... 47
4.4 Automatic Brightness Adaptation Controller Board ........................................ 49
4.5 3-Camera Board with Automatic Brightness Adaptation .............................. 53

5 Results ............................................................................................................. 55
5.1 Real-time Imager Demonstration .................................................................. 55
5.2 Automatic Brightness Adaptation ................................................................. 56
5.3 PCI Interface .................................................................................................. 59
5.4 3-Camera System ......................................................................................... 60

6 Conclusion ....................................................................................................... 63
6.1 Summary ....................................................................................................... 63
6.2 Future Work .................................................................................................. 63

References .......................................................................................................... 66

A Real-Time Imager Demonstration .................................................................... 71
A.1 VHDL ............................................................................................................. 71
A.1.1 Top Level VHDL - img.vhd ..................................................................... 71
A.1.2 Imager Timing and Barrier Function - image.vhd ................................. 73
A.1.3 Top Level VHDL - format.vhd ................................................................. 76
A.1.4 Format Conversion - inout.vhd .............................................................. 78
A.1.5 NTSC encoder - ntsc.vhd ....................................................................... 82
A.2 Schematics ................................................................................................... 83

B Automatic Brightness Adaptation Demonstration .............................................. 87
B.1 VHDL ........................................................................................................... 87
B.1.1 Top Level - imsync.vhd .......................................................................... 88
B.1.2 Data Protocol and Barrier Generation - image.vhd ............................. 91
B.1.3 Package for all Digital Imager Signals - imagertiming.vhd ................. 95
B.1.4 Top Level - topbox.vhd ......................................................................... 97
B.1.5 Controller for Arithmetic Functions - boxcontrol.vhd ....................... 100
B.1.6 Synchronous Sample - sample.vhd ..................................................... 101
B.1.7 Serial to Parallel Converter - serial2parallel.vhd ............................... 102
B.1.8 Selector - chipmux.vhd ......................................................................... 104
B.1.9 Start of Frame - startlatch.vhd ........................................................... 105
B.1.10 Generating Averages - boxaverage.vhd .............................................. 105
B.1.11 Top Level - topwithlights.vhd ............................................................ 107
B.1.12 Output Signals - lights.vhd ................................................................. 110
B.1.13 Next Level - topcomponents.vhd ...................................................... 111
B.1.14 LED display for Dynamic Range - gridlights.vhd ......................... 113
B.1.15 Iris Generation - sendiris.vhd ............................................................ 114
B.1.16 Comparators - compare.vhd ............................................................... 115
B.1.17 Iris Generation - irisgen.vhd ............................................................... 116
B.1.18 Subtraction - sub.vhd ......................................................................... 117
B.1.19 Mode Generation - modegen.vhd ....................................................... 118
B.1.20 Division - divider.vhd ........................................................................ 119
<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>B.1.21</td>
<td>Top Level - monitordigital.vhd</td>
<td>120</td>
</tr>
<tr>
<td>B.1.22</td>
<td>Serial-to-Parallel Converter - serial2parallel.vhd</td>
<td>123</td>
</tr>
<tr>
<td>B.1.23</td>
<td>Format Converter - inout.vhd</td>
<td>124</td>
</tr>
<tr>
<td>B.1.24</td>
<td>Synchronous Sample - sample.vhd</td>
<td>128</td>
</tr>
<tr>
<td>B.1.25</td>
<td>NTSC Encoder - ntsc.vhd</td>
<td>129</td>
</tr>
<tr>
<td>B.1.26</td>
<td>Generate flip Signal - flip.vhd</td>
<td>131</td>
</tr>
<tr>
<td>B.1.27</td>
<td>Start of Frame - startlatch.vhd</td>
<td>131</td>
</tr>
<tr>
<td>B.1.28</td>
<td>Test Interface to GuPPI Card - topguppi.vhd</td>
<td>132</td>
</tr>
<tr>
<td>B.2</td>
<td>Schematics</td>
<td>135</td>
</tr>
</tbody>
</table>
List of Figures

1.1 3-transistor voltage output pixel. ........................................... 16
1.2 Wide dynamic range pixel. .................................................. 17
1.3 Stepped logarithmic barrier function. .................................... 17
1.4 Imager architecture. ......................................................... 18

2.1 The 256 × 256 CMOS pixel array. ....................................... 21
2.2 Circuit for wide dynamic range pixel. ................................. 22
2.3 Linear and logarithmic compression functions. ....................... 23
2.4 Barrier function with charge versus illumination plot. ............ 24
2.5 Images captured with linear compression at two different iris settings. . 24
2.6 Two-step barrier function, Q vs. I plot, and Image data. ........ 25
2.7 Two-step high barrier function, Q vs. I plot, and Image data. ... 25
2.8 Three-step barrier function, Q vs. I plot, and Image data. ....... 25
2.9 Seven-step barrier function, Q vs. I plot, and Image data. ........ 26
2.10 Compression functions with decreased integration time. ........ 26
2.11 Barrier function and compression curve for automatic control. . 27

3.1 Two sample extension of dynamic range. ............................... 30
3.2 Sample photos using Adaptive Sensitivity. .......................... 30
3.3 The isc2050 Camputer. .................................................... 31
3.4 Sample photos using floating point pixel ADC. ...................... 31

4.1 Real-time imager with brightness adaptive modes. ................. 36
4.2 Iris feedback controller .................................................. 36
4.3 Algorithm for measuring a wide dynamic range image ............... 38
4.4 Imager output lines ..................................................... 40
4.5 Output format for each pin ............................................. 40
4.6 Format converter ....................................................... 41
4.7 Mapping of input counter to SRAM address .......................... 42
4.8 Mapping of output counter to SRAM address ......................... 42
4.9 Summary of format converter ........................................... 43
4.10 Details of horizontal blanking and sync pulses ..................... 43
4.11 Details for the successive fields in NTSC ............................ 44
4.12 Opamp for driving the video monitor ................................ 45
4.13 Imager timing signals .................................................. 47
4.14 Twisted pair interface. ................................................... 48
<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.15</td>
<td>Timing for <em>datacall</em> and <em>outs</em>.</td>
<td>48</td>
</tr>
<tr>
<td>4.16</td>
<td>Timing for <em>clock</em> and <em>irisbit</em>.</td>
<td>49</td>
</tr>
<tr>
<td>4.17</td>
<td>Automatic brightness adaptive test board.</td>
<td>50</td>
</tr>
<tr>
<td>4.18</td>
<td>Block diagram and symbols of CPLDs for brightness adaptation.</td>
<td>51</td>
</tr>
<tr>
<td>4.19</td>
<td>Accumulators used for frame averaging.</td>
<td>52</td>
</tr>
<tr>
<td>4.20</td>
<td>Timing for <em>clock</em> and <em>irisbit</em>.</td>
<td>52</td>
</tr>
<tr>
<td>4.21</td>
<td>Block diagram of the 3-camera stereo vision system.</td>
<td>53</td>
</tr>
<tr>
<td>5.1</td>
<td>The real-time imager circuit boards and assembled camera.</td>
<td>56</td>
</tr>
<tr>
<td>5.2</td>
<td>Images captured with linear compression at two different iris settings.</td>
<td>56</td>
</tr>
<tr>
<td>5.3</td>
<td><em>Autobright</em> test board for auto-irisuing and compressing.</td>
<td>57</td>
</tr>
<tr>
<td>5.4</td>
<td>Components for the digital camera.</td>
<td>57</td>
</tr>
<tr>
<td>5.5</td>
<td>Lens cover for the digital imager that minimizes internal reflections.</td>
<td>57</td>
</tr>
<tr>
<td>5.6</td>
<td>Sequence of frames using auto-irisuing.</td>
<td>58</td>
</tr>
<tr>
<td>5.7</td>
<td>Sample images without and with auto compression.</td>
<td>59</td>
</tr>
<tr>
<td>5.8</td>
<td>Headlight test.</td>
<td>59</td>
</tr>
<tr>
<td>5.9</td>
<td><em>Tadpole</em> test board for auto-irisuing and compressing.</td>
<td>60</td>
</tr>
<tr>
<td>5.10</td>
<td>3-camera stereo vision arrangement.</td>
<td>61</td>
</tr>
<tr>
<td>5.11</td>
<td>3-camera viewer.</td>
<td>61</td>
</tr>
<tr>
<td>6.1</td>
<td>Sweeping median algorithm.</td>
<td>64</td>
</tr>
<tr>
<td>6.2</td>
<td>Intelligent vehicle demonstration system.</td>
<td>65</td>
</tr>
<tr>
<td>A.1</td>
<td>Analog imager schematics.</td>
<td>84</td>
</tr>
<tr>
<td>A.2</td>
<td>Format converter schematics.</td>
<td>85</td>
</tr>
<tr>
<td>B.1</td>
<td>Analog components and socket for imager.</td>
<td>136</td>
</tr>
<tr>
<td>B.2</td>
<td>Digital controller and interface for receiver.</td>
<td>137</td>
</tr>
<tr>
<td>B.3</td>
<td>Controller and comparator for automatic brightness algorithm.</td>
<td>138</td>
</tr>
<tr>
<td>B.4</td>
<td>Controller and programming interface for autobright.</td>
<td>139</td>
</tr>
<tr>
<td>B.5</td>
<td>NTSC encoder and format converter for display.</td>
<td>140</td>
</tr>
<tr>
<td>B.6</td>
<td>Tadpole daughter card for GuPPI.</td>
<td>141</td>
</tr>
</tbody>
</table>
List of Tables

2.1 Summary of imager performance. ........................................ 26
4.1 Imager output pins ...................................................... 40
4.2 Details of NTSC signals .................................................. 44
4.3 Imager pin description ................................................... 46
Chapter 1

Introduction

The technology of microelectronic devices like sensors and digital processors has reached a stage where complex intelligent vehicle control is now feasible [1], [2], [3], [4]. Many practical image processing algorithms created for this application have been designed to operate on digital processors in real-time using conventional imagers [5], [6]. Improvements in this field will continue to be made as image sensors evolve and as processing power increases.

One limitation in image sensors is the effective dynamic range. Imaging applications often deal with situations in which lighting conditions are far from optimal. In particular, these may include objects positioned against strong back lighting which causes the object’s details to become too dark if the camera adjusts itself to the high average brightness. In some situations there may be many regions with steep gradations of brightness which are hard to handle by standard cameras. Other situations depend on the dynamic behavior of the camera. If there are abrupt changes in illumination, the camera may not be capable of effectively readjusting its parameters.

Since the power of computation continues to improve, there has been a large motivation to use general purpose processors in intelligent vehicle applications. These processors are generally well documented, easy to use and compatible with previous architectures of the same type. While the architecture of these processors may not be the most efficient for low-level image processing, algorithms have been developed that successfully operate in real-time on these processors [7], [8]. More conventional image processing algorithms like edge-detection, smoothing and segmentation, median filtering and optical flow are generally computationally intense but are based on repeatedly performing a few relatively simple operations to every pixel. The pixel-parallel architectures described in [9] and [10] have been created for such processing.

Improvements in imaging can be made with wide dynamic range algorithms implemented in hardware and software for various processing systems. This thesis is based on a CMOS imager chip developed by Decker and Sodini that has a controllable function for charge integration [11]. Both the amount of time that the pixel reacts to light and the level to which it can integrate charge can be dynamically controlled.

While research in intelligent vehicles has been largely based on driver assisted schemes like adaptive cruise control, lane following, and collision avoidance, the research can also be applied to fully autonomous systems. Stereo vision in particular has been a necessary component in nearly all passive vision systems [12], [13]. Real-time stereo vision with
brightness adaptation could make both driver assisted and fully autonomous vehicles more reliable.

The goal of this project is to design and build a stereo vision system that is well suited for the image processing tasks of an intelligent vehicle application. To support the proposed machine vision system, first a description of general imager architecture is presented, followed by the specific requirements of imagers used for machine vision. Finally a 3-camera automatic brightness adaption system is presented.

1.1 Imager Architecture

An imager is an array of pixels that convert light into charge, current or voltage. The two main technologies for solid-state imagers are charge-coupled device (CCD) arrays and metal-oxide semiconductor (MOS) arrays. One advantage of MOS imagers is that they can be built into standard Complementary Metal Oxide Semi-conductor (CMOS) processes which allow easier integration with digital and analog circuitry. A CMOS array of pixels which uses on-chip circuitry to extend the dynamic range of an image is used for this project.

1.1.1 3 Transistor MOS pixel

An MOS imager consists of any pixel array which uses MOSFET transistors to convey the signal from the pixels to the output circuitry. The basic form of the voltage readout pixel is shown in Figure 1.1. The pixel is reset by pulling $\phi_r$ high. In a hard reset, $\phi_r$ is pulled more then a threshold drop above $V_{dd}$ and the photodiode is reset to $V_{dd}$. In a soft reset, $\phi_r$ does not go high enough to equalize the voltage across M2. Assuming $\phi_r$ goes to $V_{dd}$, the photodiode is reset to approximately $V_{dd} - V_{te,2}$. Integration starts when $\phi_r$ goes low. The photodiode potential drops at a rate proportional to the illumination. The effect comes from the photocurrent in the diode discharging a parasitic capacitor. At the end of the integration period, the row select device M3 turns on, connecting M1's source to the current source at the bottom of the column line. The output signal is the voltage on the column line, which has an approximate linear dependence on the illumination.
1.1. IMAGER ARCHITECTURE

![Diagram of a pixel](image)

**Figure 1.2:** Wide dynamic range pixel.

![Graphs showing stepped logarithmic barrier function](image)

**Figure 1.3:** Stepped logarithmic barrier function.

1.1.2 **Wide-Dynamic Range MOS pixel**

While conventional imagers frequently employ a mechanical or electronic shutter to adjust the global integration time, the wide-dynamic range imager by Decker contains a pixel with a lateral overflow drain as shown in Figure 1.2. The voltage level on the gate of M3 can be varied during the integration period to control the amount of charge that is accumulated.

The function $b(t)$ applied to this gate is referred to as a barrier function because the amount of charge a pixel can accumulate over a given period is limited by the voltage level on this gate. Figure 1.3 shows an example of a barrier compression function which can be applied to this gate. The imager effectively uses a long integration period for regions of low illumination and a short integration period for regions of high illumination. The improvement in dynamic range demonstrated by this functionality is shown by the values of $I_{\text{max,lin}}$ and $I_{\text{max,comp}}$.

The imager is capable of delivering over 300 frames/sec and has a column-parallel architecture. The floorplan of the imager is shown in Figure 1.4.
Figure 1.4: Imager architecture.

1.2 Imager System Requirements

The main criteria for imagers used in intelligent vehicles is the frame rate, dynamic range and pixel array size. Some of the requirements for the resolution and accuracy of imagers used for autonomous mobility have been outlined by Kelly in [14]. The frame rate necessary for the system depends on the speed of the vehicle or the intelligent machine. Most systems could use a variable frame rate in the range from 5 to 100 fps. The NTSC standard of 30 fps is commonly used, although not always sufficient. The dynamic range required in most applications is greater than that of linear imagers. Since image intensities may vary by over six orders of magnitude, details in the darker regions of an image are lost by most conventional imagers. While auto-irising may eliminate the saturation of bright objects in a scene, the dynamic range captured by the imager remains unchanged. Finally, the pixel array size or spatial resolution requirements for imagers is usually very large. However, many systems use multiple cameras with different focal lengths to capture information at a number of discrete distances from the vehicle. Therefore, in multiple imager systems, lower spatial resolution imagers are sufficient.

1.3 Automatic Brightness Adaptation

Automatic brightness adaptation includes both electronic irising and automatic dynamic range adjustment. In scenes that do not have a large dynamic range, a linear mapping of the pixel’s brightness level should be used because features in an image are more distinguishable when uncompressed. However, when the scene has a large dynamic range, a logarithmic compression may be preferable. The imager should be able to control its image compression scheme based on the dynamic range of the image. In addition, it must control the global integration time based on the average brightness of the entire image. Furthermore, for an imaging system that contains multiple imagers used for stereo vision, all imagers should receive the same compression and integration parameters.
1.4 Project Description

The CMOS imager by Decker presents an array of pixels that can meet many of the performance requirements described in Section 1.2. In order to create a useful imaging system for intelligent vehicle applications, the system must provide automatic brightness adaptation. The pixel array must be controllable from the host system and the output format must ordered in such a way that the data can be readily processed. The automatic brightness adaptive system will continually provide the processor with useful image data, even over the most diverse conditions. It is the goal of this thesis to produce a 3-camera stereo vision system with the specifications listed below:

- Automatic brightness adaptation (control range from 70db to 90db)
- High frame rate (60 fps)
- PCI interface for general purpose processing
- Secondary digital data path for customized processor
- NTSC output for viewing on a standard monitor
- Compact size

In the 3-camera system, all the imagers are synchronized and adjusted based on the center imager’s data content. This allows for consistent object correlation in a stereo algorithm. Some of the challenges of this project include:

- Creating a small printed circuit board to drive the imager array and decode uploaded compression functions.
- Creating a protocol which uses a small number of interconnections and allows multiple imagers to be synchronized.
- Designing an algorithm to control the global integration time and to actively switch compression schemes based on the incoming imager data.
- Building a PCI interface which allows three $256 \times 256$ images at 60ps to be loaded and displayed on a PC with minimal latency and continuous throughput.
- Understanding both the analog and digital issues associated with the imager array in order to produce high-quality images.

1.5 Thesis Organization

This chapter has described the motivation for research in automatic brightness adaptation for intelligent vehicle control applications. Chapter 2 describes how to use the wide dynamic range pixel and the architecture of the CMOS imager. Chapter 3 discusses alternative brightness adaptation systems. Chapter 4 presents the various design stages of...
the imager system. Chapter 5 describes the implementation and results of the automatic brightness adaptation circuit boards. Chapter 6 summarizes the accomplishments and offers suggestions for future work. Appendices A and B document the NTSC and digital imager boards. Appendix C describes the software system and interface for the real-time demo on a PC.
Chapter 2

Imager Architecture and Compression Functions

The main topic in this chapter is the functionality of the wide dynamic range pixel. A detailed discussion of the layout and circuit design involved in the $256 \times 256$ pixel array is found in [11]. The two parameters that may be adjusted in the barrier function are the voltage level and time. The following sections describe the pixel array and the motivation behind adjusting these parameters during the frame period.

2.1 The Pixel Array

The micro-chip used for this project is shown in Figure 2.1. The chip features a $256 \times 256$ array of wide dynamic range pixels that can be controlled from the Pin Grid Array (PGA) package. The imaging array also contains the CDS and ADC circuits necessary for the data conversion.

The circuit for the wide dynamic range pixel is represented in Figure 2.2. The transistor M4 is the overflow gate used to control the compression function. The voltage on this gate decreases in steps during the integration period. The chip allows for 8 different stepped

Figure 2.1: The $256 \times 256$ CMOS pixel array.
Figure 2.2: Circuit for wide dynamic range pixel.

voltage levels. Depending on the location and timing of these steps, many compressive characteristics can be approximated. M3 is the charge spill gate which increases the sensitivity of the pixel because it acts as a common gate amplifier. The photocurrent flows into the low impedance source node and is discharged into the high impedance drain. This allows charge collected by the large photodiode to be sensed by the small charge collection diffusion. This feature was actually disabled for reasons described in Chapter 5. The source follower M1 buffers the pixel from the column line loading. M2 is the row select transistor that connects the source follower output to the column line during the row read-out period.

The integration period starts with the lateral overflow gate and sense diffusion at the highest potential. Charge generated in the large photodiode diffuses across M3 into the sense diffusion which lowers its potential. M4 applies a time-varying potential barrier to the electron flow into the charge collecting diffusion. At the end of the integration period, M2 turns on, allowing a bias current to flow through the source follower device. After voltage on the column line has settled, the pixel output voltage is sampled by the correlated double sampling (CDS) circuit. The first sample represents the amount of charge the pixel has accumulated during the integration period plus the amount it started with before the integration period started. Next, M4's gate is pulled to its maximum voltage which resets the pixel. The pixel output voltage is then sampled again. The difference between the two samples represents the total amount of light that was converted to charge during the integration period. After M4 resets the pixel, its gate drops to the next step voltage level and starts the integration period again.
2.2 The Compression Function

A wide dynamic range image is one in which the ratio of light intensity between the darkest and brightest portions of the image is more than what can be reliably captured by a standard camera. The functionality of the lateral overflow transistor in the pixel array allows the imager to capture and quantify high levels of illumination that would otherwise saturate the pixel. Figure 2.3 shows both linear and logarithmic compression functions that can be applied to the gate during one frame period.

![Linear charge integration](image1)
![Logarithmic charge integration](image2)

**Figure 2.3:** Linear and logarithmic compression functions.

For the linear charge integration function, the barrier level is used only to reset the pixel. When it falls to the lowest level, the pixel level is always above the barrier unless the pixel saturates. The eight levels in the pseudo logarithmic compression function cause different illumination levels on the pixel to be mapped linearly into 7 regions of compression. The first region is the largest and handles the lowest illumination levels. The regions become progressively smaller until the last region, which represents the brightest levels of illumination. In essence the low illumination levels are emphasized and the high illumination levels are compressed. This is similar to the characteristics produced when taking the logarithm of illumination. Figure 2.4 shows five steps in the barrier level where reset has been referenced to the lowest voltage rather than the highest voltage. This convention allows a more straight-forward transition into the charge versus illumination plot in the same figure. The five regions of compression are represented by the five straight line segments which approximate the logarithmic function. In the Collected Charge vs. Illumination plot, $I_1$ represents the slope of the line passing through the points $(0, 0)$ and $(t_1, b_1)$ in the Barrier Voltage vs. Integration Time plot. In general, each of the $I_x$ points are the slopes of lines representing the maximum light intensity that is unaffected by the barrier level during that step of the function.

Nearly any compression characteristic can be implemented by varying the lateral overflow gate during the frame period. Four different compression characteristics are shown in this section by applying the functions to the pixel array during the capture of the scene shown in Figure 2.5. The scene requires a wide-dynamic range because in order to read the words "MIT" near the light source the manual iris on the lens must be opened to the level shown in the first image. However, in order to see the details in the light, it is necessary to close the iris to the point where the word becomes unreadable.

The first compression function shown in Figure 2.6 gives the largest dynamic range. The barrier is held at the first step voltage for nearly the entire integration period. This allows
only the lowest levels of light to be mapped linearly to the voltage readout circuitry. Just before the end of the integration period, the barrier moves to the top step which allows only the very high intensities to reach the upper levels of the quantization. Although this will give the largest dynamic range, the mid range light levels will be lost. In order to get a better dark response, the first step of the barrier voltage can be moved to nearly half-scale as shown in Figure 2.7. By adding an intermediate step between the low and high levels, the image in Figure 2.8 is produced. This turns out to be the best visual compression function for this scene. However, the best compression function to apply to a general set of wide-dynamic range scenes is shown in Figure 2.9. By using all 8 barrier levels, a wide dynamic-range image is produced with transition points that are not noticeable. The details in the light are not as clear in the image because the dynamic range is about 4 times less than that in Figure 2.6.

The previous plots of the collected charge versus the photocurrent have been scaled appropriately based on the measured data of the imager. In order to determine the low end of the dynamic range, the dark response and the random noise were used. The photocurrent estimates were made based on the saturation level and the relationship between photocurrent and output level. Table 2.1 gives a summary of the imager’s performance taken from [11].

![Figure 2.5: Images captured with linear compression at two different iris settings.](Image)
Figure 2.6: Two-step barrier function, Q vs. I plot, and Image data.

Figure 2.7: Two-step high barrier function, Q vs. I plot, and Image data.

Figure 2.8: Three-step barrier function, Q vs. I plot, and Image data.
2.3 Adjusting Global Integration Period

By varying the starting point of the barrier function, the integration period can be adjusted. Figure 2.10 shows the linear and logarithmic compression functions for part of a frame period where the global integration period has been decreased. Varying the starting point of the integration time is similar to varying the shutter speed on a still camera. This is achieved by holding the pixel at the reset value until charge integration is permitted to start. By automatically adjusting the start of the integration period based on the image data, electronic-irising can be employed.

Table 2.1
Summary of imager performance.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Measured</th>
</tr>
</thead>
<tbody>
<tr>
<td>dark response</td>
<td>174 mV/s @ 22° C</td>
</tr>
<tr>
<td>responsivity</td>
<td>23 mA/W @ 550 nm</td>
</tr>
<tr>
<td>conversion gain</td>
<td>13.1 μV/e−</td>
</tr>
<tr>
<td>FPN (dark)</td>
<td>4.0 mV (1 σ)</td>
</tr>
<tr>
<td>power dissipation</td>
<td>52 mW @ 30 Hz, 5 V (10 bits)</td>
</tr>
<tr>
<td>saturation level</td>
<td>1.69 V</td>
</tr>
<tr>
<td>random noise (dark)</td>
<td>0.56 mV (1 σ)</td>
</tr>
<tr>
<td>DR (linear mode)</td>
<td>3000</td>
</tr>
</tbody>
</table>

Figure 2.10: Compression functions with decreased integration time.
Furthermore, by adjusting both the global integration time and the voltage steps on the lateral overflow transistor, customized compression schemes can be created for various scenes. Automatic brightness adaptation will therefore require both electronic-irisining and automatic compression adjustments. Logic must be produced to control these parameters automatically based on the image data.

2.4 Compression Function Used for Automatic Brightness Adaptation

In order to decide how to adjust the compression function to the image, many iterations must be made in the function fitting process. If the image does not contain a lot of mid-range intensities, the two-step barrier function which maximizes the dynamic range may be used. However, adjusting to such a compression function may result in a large number of invalid frames before a decision can be made. Choosing just two general compression functions (linear and log) will allow good results because only the adjustment of the integration period is necessary after the decision for linear or log compression is made.

Determining the transition points for the steps in the barrier function with varying global integration times may be easily performed if the correct function and barrier levels are chosen. By dividing the remaining interval by 2 after each step, the next step transition point is determined. If the barrier step levels are all equally spaced, the correct function is calculated except for the last transition point. By simply making the last barrier step level twice as big as the previous ones, the correct function is employed. This step can be increased by setting the analog voltage difference for the last two steps to a larger value. Figure 2.11 shows the barrier function used for the automatic brightness adaptive imager in this project. If more dynamic range is desired, or if more emphasis is to be placed on high-illumination, the last step can be made even larger with respect to the previous ones.

Figure 2.11: Barrier function and compression curve for automatic control.
Chapter 3

Alternative Brightness Adaptive Schemes

This chapter explores other methods used for auto-irising and wide dynamic range imaging. Section 3.1 focuses on specific products and research related to extended dynamic range solid-state image sensors. Section 3.2 focuses on the various techniques used for automatic iris control. Finally, a discussion on system-level solutions is given in Section 3.3.

3.1 Image Sensors with Extended Dynamic Range

Dynamic range is defined as the ratio of the largest non-saturating signal in an imager to the random noise of the imager in the dark. Common CCD sensors can acquire an image contrast of about 1:1000 (60 dB). The poor dynamic range is constrained by the dark current of the pixel on the low end and limited by the total amount of charge that can be accumulated per pixel on the high end. Since the dark current decreases with temperature, the dynamic range can be substantially enhanced by cooling the sensor and by employing special readout circuits [15]. However, such methods, in addition to being very expensive, may be inappropriate for real-time applications.

Several approaches for extending the dynamic range have been described and implemented for CCD and CMOS image sensors. The various schemes can be divided into two main types: Sensors utilizing multiple integration periods and sensors employing nonlinear pixel characteristics.

3.1.1 Multiple Integration Periods

Cameras with extended dynamic range have many commercial applications. As a result, some companies are producing high-end imagers with this feature – and patents protecting them. One such company is i-Sight, Inc. Adaptive Sensitivity™ is a proprietary i-Sight technology which enables the acquisition and display of wide dynamic range images [16]. The technology is a visual information processing feature that attempts to mimic the human eye’s ability to compensate for uneven illumination in high-contrast scenes. By combining data from multiple images, an optimally contrasted image is created. The Adaptive
Figure 3.1: Two sample extension of dynamic range.

Sensitivity™ video-processor is a VLSI device for video signal processing in digital cameras. The algorithm takes advantage of two image exposures. One exposure is made with an electronic shutter set at a short exposure time which captures the brightest details in the image. This causes most of the very dark areas of the image to become lost in the noise. A second exposure of the same image is taken at a relatively long exposure time which contains details of the darker parts of the image. This leaves the brightest areas of the image saturated, without detail. The two images are then combined with the algorithm so as to produce a single, wide dynamic range image. Figure 3.1 shows how the dynamic range is extended by about 12dB.

The Figure 3.2 shows an example of the results produced by the algorithm. The first two images show the areas of a scene requiring a wide dynamic range. Each image lacks the details which may be seen in its counterpart. The last image was produced by the Adaptive Sensitivity™ algorithm and shows the benefits offered by both exposures.

Figure 3.2: Sample photos using Adaptive Sensitivity.

Figure 3.3 is a picture of the iSC2050 camPuter [15], a wide dynamic range digital video camera based on this video processing technology. The camera is capable of obtaining a dynamic range of over 72 dB. The camera has a remote head that is attached to the control unit. The electronic shutter is user selectable from 1/60 to 1/30,000 of a second. The power requirement for the system is 12 volts with a supply current of 1.5A.

Another technique for extending the dynamic range of an imager using multiple exposure periods is explained and implemented by Yang [17]. A 640 x 512 CMOS imager with floating point pixel-level ADC has been fabricated in a 0.35μm process. Figure 3.4 shows the results
of using 8 samples (4 shown) to obtain a wide dynamic range image. The technique involves a pixel-level ADC that is suited to multiple sampling. The expansion in dynamic range has been shown to be \(2^k\), where \(k\) is the number of image samples taken. The combined image has a floating point resolution with exponent \(k\).

Researchers at Toyota have been developing wide dynamic range imagers and algorithms for use in autonomous vehicles, as described in [18], [19], [20]. One of the most recent sensors has a dynamic range of 10,000 which combines images taken under different exposure conditions. The effectiveness of the developed vision sensor in comparison with a conventional video camera was confirmed from experiments on a highway under various lighting conditions.
3.1.2 Non-Linear Pixels

Delbruck [21] describes a photoreceptor circuit that can be used in massively parallel analog VLSI silicon chips to perform initial analog visual information processing. The receptor provides a continuous-time output that has low gain for static signals, and high gain for transient signals that are centered around the adaptation point. The response is logarithmic, which allows for a dynamic range of more than 6 decades. The 5-transistor receptor uses an adaptive element that is resistant to excess minority carrier diffusion. The continuous and logarithmic transduction process makes the bandwidth scale with intensity.

Rowley [22] has developed a continuous-time, logarithmic photoreceptor which exhibits an improvement in the signal-to-offset ratio at low and medium light intensities. The logarithmic receptor gives a larger dynamic range than many other continuous-time receptors. The research has shown that the offsets in the photo-conversion elements decrease as the pixel current levels increase.

A floating-gate photosensor used for detecting wide-band photosignals that has high dynamic range and low noise has been developed by Kub and Lin [23]. Low noise is achieved by converting photocurrent to a voltage through capacitive coupling rather than the using a load resistor. The floating-gate photosensor has demonstrated low noise and a dynamic range of 10,000:1. The detector is AC coupled and has a square-root compressing transfer function for the highest light intensities.

Vietze [24] has introduced a pixel structure that exhibits an enhanced dynamic range by subtracting an offset current from the pixel while retaining a linear readout characteristic. The offset current can be programmed by a specific programming voltage. This circuit may be suitable for conventional photodiode sensor architectures as well as for active pixel sensor (APS) designs. Experimental results have shown an increase in dynamic range.

NEC Corp [25] has developed technology for narrow-channel effect suppression in photodiodes for reduction of smear in order to improve dynamic range in small pixel interline-transfer CCD image sensors. The new technologies have been applied to progressive-scan CCDs which show improvement in the pixel charge capacity and dynamic range.

Hamamoto [26] proposes a motion adaptive sensor for image enhancement and wide dynamic range imaging. The motion adaptive sensor is able to control integration time pixel by pixel. The integration time is determined by saturation and temporal changes of incident light. The idea is to obtain high temporal resolution in the moving area and high SNR in the static area.

Bohm et al. [27] have developed image sensors in a TFA (Thin Film on ASIC) technology. A TFA prototype for automotive vision systems has been presented which allows each pixel to adapt its individual sensitivity to the local illumination. A dynamic range of greater than 120 dB has been reported.

3.2 Techniques for Automatic Iris control

3.2.1 Mechanical Irising

There are two common types of automatic iris lenses. The first type, called the Video Auto Iris, uses the video signal as feedback to the iris control motor. The other common variant
is called the \textit{DC Auto Iris} which relies on circuitry contained within suitably-equipped cameras. The circuitry monitors the image data and produces a DC output representing the desired iris opening size.

A popular method for iris control in camcorders is described by Furlong [28]. A Hall-effect device is mechanically connected to the iris motor which monitors the iris opening and provides feedback for the opening size of the diaphragm. The voltage output of the Hall-effect switch is typically in the range from 3 volts down to 1 volt. A microprocessor inside the camera creates a pulse width modulated (PWM) iris drive signal. The signal is fed to the iris motor via the drive amplifier. The duty cycle of the PWM signal determines the size of the iris opening. A closed-loop feedback path allows the iris opening to accurately track the PWM drive signal. The microcontroller then selects the iris opening size based on the incoming video signal.

\subsection*{3.2.2 Electronic Irising}

Auto iris control that does not involve mechanical parts is usually referred to as electronic irising. There are two basic methods used for electronic irising: automatic shutter speed control and automatic gain control.

The most common fixed shutter speeds for video cameras are 1/60, 1/120, 1/180, 1/250, 1/500, 1/1000, 1/4000, and 1/10,000th of a second. The clocking schemes in many CCDs have been adapted for electronic irising. Since the signals from a CCD pixel array are usually analog, the control unit for setting the shutter speed is also analog. Proper feedback and filter design can lead to very quick response times. In general, electronic irising provides a much quicker response than a mechanical auto-iris.

Automatic gain control can be implemented in the “front end” of a CCD to control the voltage range at which the pixel level registers its data. This technique is not very useful if a wide dynamic range image is desired. Since the dynamic range is limited by the dark current in the low end and the pixel’s charge capacity in the high end, using gain to adjust the signal level only reduces the range in either direction.

\section*{3.3 Systematic Solutions for Intelligent Vehicles}

The Matsushita Audio and Video Research Lab have developed a technique for automatically adapting to a wide dynamic range image [29]. A variable and nonlinear gamma characteristic is applied to the input image depending on the distribution of the luminance. The gamma characteristic is decided so as to amplify the luminance of the dark pixels and to preserve the contrast of the bright pixels for the back-lit objects. Apparently, the output luminance is set to the input luminance for the front-lit objects. A decision rule for the gamma characteristic has been established using the learning algorithms of neural networks. The idea is to make the decision rule coincide with human vision decision rules. The effect of the method is expansion of the dynamic range by about 10 dB. A cascaded connection of RAMs has been developed for the implementation of the gamma decision rule. The adaptive gamma processing has been designed into a consumer video camera.

Systematic solutions for autonomous control are image sensors that adapt to the environment and interface to high-level processors. Although many solid-state imagers now
employ electronic irising, very few companies address solutions for systems. Many of the algorithms described in Section 3.1.1 use off-the-shelf CCD arrays. Actively adjusting an imager to its lighting conditions requires a custom pixel structure designed for a specific set of algorithms. The right combination may require work in both areas simultaneously.
Chapter 4

Design

4.1 Overview

In order to accomplish all of the design objectives of this project it was necessary to build the imager system in stages. The first part of the project involved demonstrating the imager in real-time on a standard monitor with linear and logarithmic compression functions. The next part of the project involved designing a digital imager with a twisted pair interface that could be synchronized to other imagers. The imager would receive and decode any compression function or iris value. The third stage of the project involved the design and evaluation of the automatic brightness adaptive algorithm. This included the hardware for electronic-irising and automatic compression. Finally a 3-camera system was built based on the experience and results of the preceding stages of the project.

4.1.1 Real-Time Demonstration

This part of the project involved generating all of the timing signals for the imager as well as the discrete circuitry for the analog sources. The timing circuits are used for controlling the integration period as well as selecting the barrier function. The imager also contains switched-capacitor ADC and CDS circuitry for which the timing signals must be generated. A surface mount PC board was made to keep the size of the imager to a minimum. An NTSC encoder was incorporated into the programmable logic as well as a feature for switching between linear and logarithmic compression functions on the fly. Two discrete blocks of SRAM are used to store an incoming frame and to display the previous frame. The CPLD then ping-pongs between the two memory blocks, depending on the cycle. A D/A converter is used to convert the digital data to an analog NTSC signal for display on a standard monitor. Figure 4.1 shows a block diagram of this system.

4.1.2 Digital Imager

A digital imager was designed to plug into the controller board using a twisted-pair cable connection. A 256 macrocell CPLD was used to provide all the timing for the chip as well as the decoding and encoding of incoming and outgoing data. In order to send data at rates
above 50 MHz, low voltage differential signal (LVDS) drivers and receivers were used. The lens cover was designed to accept either CS-mount or C-mount style lenses.

4.1.3 Automatic Brightness Adaption System

The Automatic brightness adaptive imager consists of both electronic irising and intelligent compression. For both features, average frame values are calculated with dedicated hardware as the imager sends data to the host processor. The electronic irising algorithm uses the average of the entire frame and the current iris value in order to calculate the next iris value. The intelligent compression controller uses the averages from 16 subregions in order to approximate the dynamic range of the entire image. An efficient design is presented here that makes use of the column-parallel nature of the imager data.

Electronic Irising

The objective of the electronic iris is to keep the imager’s frame average intensity at a desired reference level. A feedback controller is designed to drive the frame average to the reference by using the iris value as the output control signal. A block diagram of the control system is shown in figure 4.2.

The compensator for this feedback controller should allow fast settling time with the lowest overshoot possible. If the effect of image lag is neglected, the only dynamics associated with the imager is the delay from one frame to the next. When an iris value is chosen, the frame average is immediately updated on the next available sampled frame.
value. Rather than operating or the difference between the frame average and the reference value, a simple calculation for the iris at every other sample point will prove to give the best results. The iris control variable that sets the integration time can be thought of as a mechanical shutter to the imager. If the illumination in the environment stays constant, then there is a linear relationship between the position of the shutter and the brightness of the image on the surface of the pixel array.

The iris value that generated the frame average at each sample is known. Since the relationship between the iris value and the frame average is also known, the illumination level of the room can be calculated. Once the illumination level is determined, the next iris value can be selected. If the illumination in the room stays constant over the next frame period, the frame average will be driven directly to the reference value in the subsequent frame. The equation for controlling the iris value uses the following parameters:

\[
\begin{align*}
\text{iris} & \leftarrow \begin{cases} 
255 & \text{when closed} \\
0 & \text{when open}
\end{cases} \\
\text{frame} & \leftarrow \begin{cases} 
255 & \text{when bright} \\
0 & \text{when dark}
\end{cases} \\
\text{ref} & \leftarrow 128 \equiv \text{half-scale}
\end{align*}
\] (4.1)

The equation is then given by:

\[
\text{iris}_n = \frac{\text{ref}}{\text{frame}_{n-1}} \times \text{iris}_{n-1}
\] (4.4)

The relationship between the iris value and the frame average shown in equation 4.4 is used for the electronic-iris in the digital imager. Therefore, controlling the integration time of the imager involves dividing a previous integration time by the frame average and shifting the result. The hardware implementation involves an accumulator and a cyclic divider.

**Automatic dynamic range adjustment**

The two main issues with changing the compression scheme during the integration period are how to measure the dynamic range of the image and how many different compression functions to use. Figure 4.3 shows one way of estimating the dynamic range of an image by breaking it into smaller blocks and calculating the average intensity of each region. By comparing the average intensities of the individual blocks, a wide dynamic range image can be targeted.

For the purposes of this project, the system will either choose between a linear compression function or a logarithmic compression function. The system will use the $16 \times 16$ blocks to estimate the dynamic range. A ratio of the brightest block to the darkest block can give a good estimate of the dynamic range if the imager is also using electronic irisising. The estimate of the dynamic range will have different values depending on the compression function that is employed during the calculation. Therefore, the dynamic range estimate is compared against a linear threshold value when the linear compression function is used.
Figure 4.3: Algorithm for measuring a wide dynamic range image.

and against a logarithmic threshold value when the logarithmic compression function is used. The decision rule for the compression function is given below:

When in linear mode:

\[ \text{if dynamic range} > \text{linear threshold} \text{ then} \]
\[ \text{mode} \leftarrow \text{log} \]

When in log mode:

\[ \text{if dynamic range} < \text{log threshold} \text{ then} \]
\[ \text{mode} \leftarrow \text{linear} \]

The difference between the two threshold values causes a hysteresis in the decision rule which minimizes the possibility of oscillating between modes in borderline cases.

4.1.4 PCI Interface

In order to get three 256×256 images at 60 fps into the PC a specialized PCI interface board would have to be designed. The software radio group at MIT had already designed a data acquisition board that would meet the design needs for this project [30], [31]. The General Purpose PCI Interface (GuPPI) card was easy to use and already had drivers written for Linux. The formatted data was grouped into 32-bit words with the last 24 bits containing 8 bits from each imager. The upper 8 bits were used for the vertical sync and reserved for any extra information that might need to be sent to the PC. The only necessary signals for loading the data into the GuPPI card were the clock and write-enable signals. The GuPPI card also sends 4 control signals to the board that could enable or disable features such as electronic irising and auto-compression.
4.2 Real-Time Camera Implementation

Generating the logic for the various stages of this project involved creating modules in VHDL for programming CPLDs. The following sections describe some of the modules that were used in the first real-time demonstration of the imager. Nearly all of the modules described in this section were used again in later stages of the project.

4.2.1 Format Converter

The format of the imager's pixel data has been described in Chapter 2. The image datapath is broken up into bit-planes by row. In essence, each row is separated into two parts. All of the bits for the first part are sent in bit-planes, starting with the MSB. Upon completion of the transfer of the LSB bit-plane, the second half of the row is sent in the same format starting with the MSB. Each subsequent row is sent in the same manner until the entire frame is finished. In order to reformat the data into a raster scan format, at least half a row must be buffered at a time. However, if the data must be sent in NTSC format, an entire frame must be buffered because the read out operation is faster than the write in operation. This is due to the horizontal and vertical blanking periods of the NTSC standard, as will be described in Section B.1.25. Therefore, the strategy for reformatting the data is to perform part of the reformatting while writing data into SRAM and the final formatting on the read out operation.

A diagram of the output pins of the imager is shown in Figure 4.4. Each of the 32 output pins is responsible for 8 columns located near the lines shown in the figure. The details for the order of the column outputs for one-fourth of the imager is shown in Figure 4.5. The A and B select signals are generated along with the signals that drive the ADC and CDS circuits. Since every two columns share one ADC, the A and B select signals are necessary to control which column to convert. Due to the nature of the ADC, all of the bits for the columns in A must be generated before switching to the columns in B. The data for each row is therefore broken down into two halves that are separated by the periods of the A and B select. For example, the output sequence of pin 16 is listed below with the notation, \textit{column\textsubscript{bit\textsubscript{number}}}:  

\begin{align*}
A : & \ 1_7, 5_7, 9_7, 13_7 \rightarrow 1_6, 5_6, 9_6, 13_6, \ldots, 1_0, 5_0, 9_0, 13_0 \rightarrow \\
B : & \ 3_7, 7_7, 11_7, 15_7 \rightarrow 3_6, 7_6, 11_6, 15_6, \ldots, 3_0, 7_0, 11_0, 15_0
\end{align*}

The object of reformatting the data is to put pixels together starting with the MSB down to the LSB. In order to do this, each 32-bit word that comes off the imager during the output cycle is broken down into eight 4-bit words. Using SRAM that stores 8-bit words allows two 4-bit blocks to be stored at each word location. Table 4.1 shows which imager outputs are mapped to the 4-bit blocks. The idea is that by writing four bits from separate columns in the first half of the word, the second half of the word is reserved for the next four bits from the same columns. This allows any column's MSB to be written to the same word as the MSB - 1. The process is then a matter of first reading out the previously
written four bits from SRAM before storing the next four bits along with the previous four bits.

The key to formatting the data is that the address counter for the SRAM gets shuffled in a particular way for the write in operation and in a different way for the read out operation. Figure 4.6 shows how all the data from the imager gets stored in SRAM. The signals \textit{inc}, \textit{n}, \textit{pac}, \textit{part}, \textit{prime} and \textit{row} all correspond to aliases for the bits on a 17-bit counter. The

\begin{table}[h]
\centering
\caption{Imager output pins.}
\begin{tabular}{lcccc}
\hline
\textit{4-bit Block} & \textit{Imager Output Pins} \\
\hline
A & 16 & 15 & 17 & 14 \\
B & 18 & 13 & 19 & 12 \\
C & 20 & 11 & 21 & 10 \\
D & 22 & 9 & 23 & 8 \\
E & 24 & 7 & 25 & 6 \\
F & 26 & 5 & 27 & 4 \\
G & 28 & 3 & 29 & 2 \\
H & 30 & 1 & 31 & 0 \\
\hline
\end{tabular}
\end{table}
counter increments when each 4-bit block from the 32-bit imager data is handled. The aliases have the following associations: \textit{pac} stands for each of the eight 4-bit blocks from the imager data, \textit{inc} is for the four columns associated with the A or B select, \textit{n} controls the write in or read out operation, \textit{part} is for the four parts of the pixel, \textit{prime} indicates the A or B select cycle, and \textit{row} is the row number.

The aliases are combined together to form the shuffled address for the SRAM. Figure 4.7 shows how the aliases are assigned to the counter and mapped to the address lines for the SRAM. The timing for writing into SRAM is governed by the timing of the imager. A state machine controls the operation of the read and write operations. When data from the imager is ready, the state machine cycles through 8 reads and 8 writes from SRAM. The bottom 4 bits from each word in SRAM are combined with a 4-bit block from the imager and then written back to SRAM. This causes two adjacent bit-planes to be stored in the same word location for the SRAM. An example of the first four words in SRAM is given below:

\begin{center}
\begin{tabular}{cccccccc}
17 & 27 & 17 & 18 & 16 & 26 & 17 & 18 \\
57 & 67 & 21 & 22 & 56 & 66 & 21 & 22 \\
97 & 10 & 25 & 26 & 96 & 10 & 25 & 26 \\
137 & 147 & 29 & 30 & 13 & 14 & 29 & 30 \\
\end{tabular}
\end{center}
The read out cycle is governed by the timing for the NTSC encoder. The encoder gives a signal to start a new frame, followed by a row start signal. In order to turn out one 8-bit pixel, it takes 4 reads from SRAM. An 18-bit counter is used as the pixel counter and new aliases are shuffled and mapped to the address bits for SRAM. Figure 4.8 shows the aliasing for the output counter and the mapping to the SRAM bits. The aliases \( inc1, n1, pac1, part1, prime1 \) and \( row1 \) have the same significance as the aliases from the input counter. The variable \( top \) is used for masking the words that are read off of the SRAM. Another variable called \( bot \) is simply \( top - 4 \) and together they select only the top and bottom bits for the same column of an 8-bit word from the SRAM. After 4 reads from the SRAM, a variable called \( pixel \) becomes full and is sent to the output as a correctly formatted word. Figure 4.9 gives a summary of the operation of the write in and read out cycles.

The CPLD controls the swapping of the I/O ports and the address lines for the two SRAM chips. A variable called \( flip \) is used to ping back and forth between SRAM chips. The VHDL code for the format converter is included in Appendix A under the file name inout.vhd. The updated format converter used in the automatic brightness adaptive system is found in Appendix B.

### 4.2.2 NTSC Encoder

In order to display the images in real-time on a monitor, an NTSC encoder was included in the design. Off-the-shelf NTSC encoders were not well-suited to this project because the packaging of the encoders was too large to fit in the desired PCB size. Also, running an NTSC encoder meant that a complicated network of handshaking and clock division would need to be implemented. Instead, an NTSC encoder was written in VHDL and programmed
into the same chip that generated the timing signals for the imager. The only signals that needed to be generated for the encoder were a sync signal and a blank signal. The sync signal is a combination of vertical and horizontal syncs. The blank signal is used to blank out the electron beam of the picture tube during vertical and horizontal retrace. Figure 4.10 show the characteristics of the horizontal sync and blanking periods. The vertical sync is made up of equalization and separation pulses. A listing of standard NTSC pulses is included in Table 4.2.

Since it takes 4 clock cycles to get out one pixel from SRAM, the pixel clock was set to the system clock divided by 4. The ratio for visible line time to the total horizontal line time is 0.84. Since the imager has a square array of 256 × 256 and a monitor has an aspect ratio of 4 × 3, a small section on each side of the monitor is blanked out. The actual visible line time, then becomes 0.84 × 3/4 = 0.63. Since it takes 1024 clocks to show all 256 pixels, the total number of clock cycles for the entire horizontal line should be 1024 × 1/0.63 ≈ 1625. The system clock was selected to be 24.576 MHz because it can be divided down to exactly 60 Hz.
Table 4.2
Details of NTSC signals.

<table>
<thead>
<tr>
<th>PERIOD</th>
<th>TIME</th>
</tr>
</thead>
<tbody>
<tr>
<td>Total line ((H))</td>
<td>63.5(\mu s)</td>
</tr>
<tr>
<td>(H) blanking</td>
<td>0.14(H = 9.5 - 11.5\mu s)</td>
</tr>
<tr>
<td>(H) sync pulse</td>
<td>0.08(H = 4.75 \pm 0.5\mu s)</td>
</tr>
<tr>
<td>Front Porch</td>
<td>0.02(H = 1.27\mu s)</td>
</tr>
<tr>
<td>Back Porch</td>
<td>0.06(H = 3.81\mu s)</td>
</tr>
<tr>
<td>Visible line time</td>
<td>0.84(H = 52 - 54\mu s)</td>
</tr>
<tr>
<td>Total field ((V))</td>
<td>262.5(H) or 1/60 = 0.0167s</td>
</tr>
<tr>
<td>(V) blanking</td>
<td>0.05(V - 0.08V)</td>
</tr>
<tr>
<td>Each (V) sync pulse</td>
<td>27.35(\mu s)</td>
</tr>
<tr>
<td>Total of six (V) sync pulses</td>
<td>3(H = 190.5\mu s)</td>
</tr>
<tr>
<td>Each (E) pulse</td>
<td>0.04(H = 2.54\mu s)</td>
</tr>
<tr>
<td>Each seration</td>
<td>0.07(H = 4.4\mu s)</td>
</tr>
<tr>
<td>Visible field time</td>
<td>0.92(V - 0.95V)</td>
</tr>
</tbody>
</table>

Figure 4.11: Details for the successive fields in NTSC.

The number of clocks per frame is therefore 24.576\(MHz/60Hz = 409600\). Since NTSC has 262.5 lines per frame, the number of clocks per row should be 409600/262.5 = 1560.3809. Instead, 256 lines per frame is chosen to give exactly 1600 clocks per row. This works out very nicely because 1600 clock cycles gives the correct aspect ratio on the monitor and allows a consistent row time throughout the image. Since there are fewer lines per frame, the number of blanked lines after the vertical sync is less than an ordinary NTSC signal. This simply reduces the size of the blank region at the top of the image.

Figure 4.11 gives the details of the vertical blanking period during vertical scanning. The vertical flyback starts with the leading edge of the third seration which means that one horizontal line time passes during the vertical sync before flyback starts. Also, six equalizing pulses equal to three lines occur before vertical sync. So 1 + 3 = 4 lines are blanked at the
bottom of the picture just before vertical retrace starts. The amount of time needed for vertical retrace is usually 5 lines. As the scanning beam retraces from the bottom of the monitor to the top, five complete horizontal lines are produced. This leaves 4 lines blanked at the bottom before flyback and 5 lines blanked during flyback. So the total number of blank lines must be at least 9. An ordinary NTSC signal uses 20 blank lines during the vertical blanking period. For this project, 14 blank lines were chosen. This leaves a viewing area with a spatial resolution of 256 × 242. By slightly altering the vertical blanking period, a very efficient encoder was constructed. The result was 30 frames of data per second with 60 fields per second displayed in non-interlaced format. The VHDL code for the encoder can be found in Appendix B. An interlaced encoder was also developed and included in Appendix A.

A D/A converter was used for generating the analog pixel values for NTSC. When the blank signal is activated, the D/A converter outputs its lowest level. In order to combine the output of the D/A converter and the blanking and sync signals, an opamp was used with a summing junction as shown in Figure 4.12. A 75 ohm resister was used for matching the impedance of the coaxial cable and video monitor.

### 4.2.3 Imager Timing Signals

The signals that must be generated for the pixel array are listed in Table 4.3 with the digital signals in the upper section and the analog signals in the lower section. The schematics for the analog components can be found in Appendix A. The schematics for the updated analog components of the digital imager is found in Appendix B. The bias voltages \( V_{REFP} \), \( V_{REFM} \), \( V_{CM} \), \( OFFSET \), and \( CBIAS \) were generated with fixed resistors acting as voltage dividers with tantalum capacitors at each node. The current sources \( oa1bias \), \( oa2bias \), and \( bias \) were also fixed resistors from the analog supply to the input pins. The \( colx \) voltages were generated from a resistor array with ceramic capacitors on each node.

The digital signals are generated from a CPLD that was programmed from VHDL files. The timing diagram in Figure 4.13 shows the digital waveforms for these signals. The outputs of the imager are 50 times slower than the system clock so a process is run that updates the imager signals every 50 clock cycles. The generation of the \( phix \) signals requires some internal states to avoid overlapping edges. This was important because the operation
### Table 4.3
Imager pin description.

<table>
<thead>
<tr>
<th>PINS</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>rsin</td>
<td>bit for start of frame</td>
</tr>
<tr>
<td>swsel1,swsel2,swsel3</td>
<td>selection for output mux</td>
</tr>
<tr>
<td>colsel1,colsel2,colsel3</td>
<td>selection of barrier level</td>
</tr>
<tr>
<td>clkBB,clkA</td>
<td>latches ADC outputs into mux</td>
</tr>
<tr>
<td>phi1,phi2,phi3,</td>
<td>clocks for ADC circuit</td>
</tr>
<tr>
<td>phi4,phi5,phi6</td>
<td></td>
</tr>
<tr>
<td>phi0,phi0bar</td>
<td>signals for start of ADC</td>
</tr>
<tr>
<td>Aselect,Bselect</td>
<td>selection for columns to ADC</td>
</tr>
<tr>
<td>isolate</td>
<td>hold values on the CDS circuits</td>
</tr>
<tr>
<td>sample1,sample2</td>
<td>samples pixel value and reset (CDS)</td>
</tr>
<tr>
<td>clkr</td>
<td>advances row select</td>
</tr>
<tr>
<td>clkb</td>
<td>advances barrier</td>
</tr>
<tr>
<td>out(1 - 32)</td>
<td>the 32 pixel outputs</td>
</tr>
<tr>
<td>vcm</td>
<td>common mode voltage for opamp</td>
</tr>
<tr>
<td>vrefm,vrefp</td>
<td>voltage references for ADC</td>
</tr>
<tr>
<td>offset</td>
<td>offset for CDS</td>
</tr>
<tr>
<td>o2bias</td>
<td>sets bias for ADC opamps</td>
</tr>
<tr>
<td>o1bias</td>
<td>sets bias for CDS opamps</td>
</tr>
<tr>
<td>cbias</td>
<td>sets bias for pixel source followers</td>
</tr>
<tr>
<td>cgbias</td>
<td>voltage at charge spill device</td>
</tr>
<tr>
<td>colsel1,colsel2,colsel3,</td>
<td>voltage levels for barrier function</td>
</tr>
<tr>
<td>colsel4,colsel5,colsel6,</td>
<td></td>
</tr>
<tr>
<td>colsel7,colsel8</td>
<td></td>
</tr>
</tbody>
</table>
of the ADC requires clean, non-overlapping signals.

A choice between 2 barrier functions is selected by an on-board switch. In linear mode. The colsel signals choose only between The highest potential (reset) and the lowest potential(≈ 2.5V). In compression mode, the 3-bit colsel word increments at the specific row intervals corresponding to the desired function.

### 4.3 Digital Imager Implementation

The operation of the digital imager is essentially the same as in the real-time demo except that a new data protocol was developed to send and receive data to and from the host. In order to keep a small link between the imager and host, the data from the imager is sent serially with a clock. The clock line also contains information about the start of each sample and the start of the frame. The imager receives a system clock signal and an input line from the host. The data rate for the link is about 50Mbs, so LVDS drivers and receivers are used with twisted pair media. Figure 4.14 shows the interface between the imager and
receiver.

The four signals \textit{outs}, \textit{datacall}, \textit{clock}, and \textit{irisbit} are the only signals used to communicate between the imager and the controller. Figure 4.15 is a timing diagram of the signals \textit{outs} and \textit{datacall}. The image data is sent to the receiver in 32-bit packets from \textit{outs}. The signal \textit{datacall} is used to clock in the data at the receiver. A watch dog monitors the wait interval between samples in order to determine if the next packet is at the start of the frame. A wait interval is targeted when four clock cycles pass before \textit{datacall} increments the count register at the receiver. If the second wait interval passes with out a change in \textit{datacall} the count register resets and waits for the next rising edge of \textit{datacall}. However, if \textit{datacall} changes during the second interval, the next packet will be the start of the frame.

The signal \textit{clock} is sent from the receiver and becomes the imager’s system clock. This allows multiple imager’s to use the same system clock so the all the data is synchronized. Figure 4.16 shows a timing diagram for the transfer of the iris and mode values. The signal \textit{irisbit} remains low until the transfer is about to proceed. It is then sent high for one clock period and low for the next clock period. The transfer then begins with the MSB of the iris value. The last bit that gets transferred is the mode value which indicates the compression function to apply. The signal \textit{irisbit} is also used to reset the imager. When \textit{irisbit} is held high for 16 clock cycles the imager enters a reset state. The imager then starts at the
4.4. AUTOMATIC BRIGHTNESS ADAPTATION CONTROLLER BOARD

![Timing diagram for clock and irisbit](image)

**Figure 4.16:** Timing for *clock* and *irisbit*.

beginning of the frame when *irisbit* falls low.

### 4.4 Automatic Brightness Adaptation Controller Board

The automatic brightness adaptive system consists of both electronic irising and automatic mode switching. A test board was made to demonstrate the effectiveness of the algorithm working with just one imager. A block diagram of the system is shown in Figure 4.17. The digital imager plugs into the board with a twisted pair interface. The two serial lines *irisbit* and *outs* are used to send and receive data from the controller board. The data received by the board is formatted and sent to either an NTSC monitor or a standard PC running Linux. The shaded feedback path in the figure involves both controlling the charge integration time as well as the pixel compression function. An average of each 64 × 64 block is computed during the frame time and then used to calculate the dynamic range and the total frame average. These values are then used to set the compression function and the global charge integration time.

The logic required for the electronic-iris and the automatic mode switching consists of two CPLDs shown in figure 4.18. The CPLD *TOPBOX* controls and accumulates the incoming data from the imager in order to calculate the average values of the 16 regions used for the dynamic range calculation. The first block *SERIAL2PARALLEL* converts the serial data from the imager to parallel data using the signal *datacall* from the imager as its shift register clock. A *start-of-frame* signal is also decoded from *datacall* by *SERIAL2PARALLEL*. The parallel data gets sampled and synchronized to the system by *SAMPLE* and is passed on to *CHIPMUX* where the data gets broken into 4-bit blocks. These 4-bit blocks are used by the 4 accumulators contained in *BOXAVERAGE*.

Figure 4.19 shows how the 4-bit data is piped through the accumulators. Each of the accumulators represents one of the 4 columns of the 4 × 4 block averages used for the dynamic range calculation. The signal *column* is used to select which column average is active in subsequent blocks. The signals *newbitplane*, *newpixel*, and *newblock* are control signals from *BOXCONTROL* which is a finite state machine that is used to control the arithmetic units of the system. The accumulators are essentially synchronous loadable counters that each use one of the 4-bit inputs as the load signal. Therefore calculating the average is only a matter of incrementing a counter. Since the bits from the imager come off in bit-planes ranging from the MSB down to the LSB, the signals *newbitplane*, *newpixel*, and *newblock*
Figure 4.17: Automatic brightness adaptive test board.

are used to shift and load the bits of the counter depending on which bit-plane is being processed. The saturation blocks are used to ensure that an overflow is represented by the highest average value (all ones).

The CPLD called TOPWITHLIGHTS contains most of the arithmetic functions for the system. TOPBOX sends the control signals and the averages for the 16 regions which are selected by the signal column and by the row time during the frame period. The block called COMPARE is used to latch in the brightest and darkest region averages for the image. Figure 4.20 shows a logic diagram of the components used to perform the operation. Another accumulator is included in COMPARE that adds up the 16 regions so that a total frame average value can be used for electronic irising. The block DIVIDER is used to divide the current iris value by the frame average. The division is carried out to 7-bits beyond the decimal which also performs the multiply-by-128 operation described in Section 4.1.3. The divider implemented for this algorithm requires one cycle for every bit output as described by the VHDL files in the Appendix B starting on page 119.

The block MODEGEN either sets the compression function to linear or logarithmic. The dynamic range value represented as the ratio of the brightest and darkest regions is compared against the thresholds set by the decision rule described in Section 4.1.3. The mode-bit is then combined with the iris value and sent to the imager by the block IRISGEN.

The remaining features in the CPLD TOPWITHLIGHTS include input pins for switches and output pins for LED indicators. The switches are used to turn on and off automatic irising and compression. The frame average, iris value and dynamic range are also displayed by rows of LEDs. A 4 × 4 grid of dual-color leds is used to show the brightest
Figure 4.18: Block diagram and symbols of CPLDs for brightness adaptation.
Figure 4.19: Accumulators used for frame averageing.

Figure 4.20: Timing for clock and irisbit.
and darkest spots of the image in order to ensure that the algorithm is working properly.

4.5 3-Camera Board with Automatic Brightness Adaptation

The final 3-camera stereo vision system is a combination of the other boards described in this chapter. A block diagram of the system is given in Figure 4.21. The brightness adaptive control parameters of the imagers are all based on the center imager’s data which ensures that there is good correlation between image data. The same output from the feedback loop is sent to all the imagers but the data from each imager is formatted separately. The control signals for the format converters and the interface to the GuPPI card are all shared between the blocks. Each imager’s datapath contains its own memory buffer and SRAM controller.
Chapter 5

Results

The results from each stage of the project contributed to the final 3-camera stereo vision system. A discussion of the problems and the results of each stage of the project are included here. Section 5.1 addresses the performance achieved by the real-time imager demonstration. Section 5.2 discusses the results of the automatic brightness adaptive algorithm. Section 5.3 addresses the PCI interface. Finally, Section 5.4 discusses the completion of the 3-camera stereo vision project. All figures in this chapter are digital images generated by the imager itself.

5.1 Real-time Imager Demonstration

The two board design for the real-time imager demonstration was completed without any major problems. Figure 5.1 shows the fronts and backs of the circuit boards in the first two pictures and the assembled camera in the last picture. The major contributing factor to completing the project was the design and testing of the imager in stages. Many lines of VHDL code were written to program the imager and it would have been impossible to get everything to work properly without a way of testing each stage. The NTSC encoder was programmed and tested in a CPLD before the circuit board was made. The format converter and imager timing signals were thoroughly simulated. One of the more creative ways of initially testing the imager board was the implementation of a battery tester. The imager board must receive 5 volts in order to operate. Since a dual package opamp was used for the NTSC encoder there was one opamp left unused. By configuring the second opamp as a comparator, the scaled battery voltage could be compared against a zener diode. When the supply voltage fell below a desired level, the power LED indicator would start to blink. The signals used to cause the LED to blink were important timing signals for the pixel array. Correct operation of the CPLD and timing signals could easily be confirmed by simply turning down the supply voltage. After initial problems programming the CPLDs, and after correcting a data shuffling error, a real-time image could be displayed on the screen. A long period of fine tuning was necessary in order to get a very good quality image. Most of the problems were due to the offset in the CDS circuitry and the bias currents for the on-chip opamps. Also, the voltage level for the barrier function was finally set to the appropriate level. Some small white dots appeared in the image that were due
to digital noise near the opamp. To correct this, the traces on the printed circuit board were cut and rewired by hand. The last issue with the real-time imager demonstration was pixel lag. During the pixel reset period, a small proportion of charge from the previous integration period is left in the pixel. The imager produced slight image lag that was reduced by turning off the effect of the common gate amplifier. The voltage \textit{cgbias} (see Chapter 2) was therefore set to the supply voltage.

![Figure 5.1: The real-time imager circuit boards and assembled camera.](image)

A standard demonstration of the real-time NTSC camera consists of showing an image that requires a wide dynamic range and then switching between linear and logarithmic modes. The first image in Figure 5.2 shows the scene with the iris set so that the filament in the light bulb can be seen. Then the iris is set so that the sign can be read. Finally, the imager is switched to logarithmic compression and both the filament in the light bulb and the details in the sign are captured. Since the first real-time demonstration of the imager did not have a data interface for a PC, the later digital version of the imager provided the images for this figure.

![Figure 5.2: Images captured with linear compression at two different iris settings.](image)

### 5.2 Automatic Brightness Adaptation

The automatic brightness adaptive imaging test board, called \textit{Autobright}, was the major testing platform for the project. Figure 5.3 shows the circuit board with all of the components in place. Figure 5.4 shows the components for the digital imager. The lens cover,
shown in Figure 5.5, is an improvement over the previous design because there are less internal reflections. The two board design was made to keep the overall size to a minimum. The debugging procedure for the circuit board was a long process. Most of the problems were found systematically by reprogramming the CPLDs with test code. Solder problems were a big source of error in the beginning. One of the circuit boards was fabricated with shorted traces.

The *Autobright* test board contained a digital output to a daughter board called *Tadpole*.
which provided a path into the PC through the PCI bus. This enabled quick analysis and viewing of the captured images. The raw data was important for debugging purposes because absolute intensities were written to files and displayed on a computer monitor. The standard video monitor has automatic gain control and contrasting that make it difficult to understand what data the imager is producing.

The auto-irising feature worked as expected. The settling time for the frame average after a change in lighting conditions is much faster than the eye can perceive. Figure 5.6 shows three sample images that demonstrate the auto-iris. The first picture is an image taken after the iris has settled to steady state. The auto iris was then disabled for a small period while the light is turned on. This causes the average image intensity to go beyond half-scale. The auto-iris is then enabled which causes the frame average to move to exactly half-scale in the next frame.

The iris value which represents the pixel’s charge integration time is updated every other frame. The reason for this is that the controller must wait an entire frame period after an iris value is applied before the image data corresponds with that iris value. The integration time specified by the iris value is set in the pixel array at readout time. Therefore, at the next readout time the pixel will have integrated the charge over the time interval specified during the last readout sequence. The controller simply ignores the imager's frame data that is generated while a new iris value is applied. However, at the end of the next frame a new iris value is immediately calculated if the frame average is not at half-scale. This iris value is then applied during the next two frames. Although the controller ignores every other frame, all frames are displayed or transmitted to the computer.

Using the method for calculating the iris value described in Section 4.1.3, the response time for the auto-iris should be \(1/(\text{framerate}/2)\). The only delay in the response comes from waiting for the end of the integration period and for the entire frame data to be read out of the imager. This delay is effectively two frame periods. Testing at a rate of 60fps has confirmed that the iris value settles to within \(\pm 1\text{LSB}\) in \(1/30Hz \approx 33\text{ms}\).

![Figure 5.6: Sequence of frames using auto-irising.](image)

The automatic compression function also worked as expected. Figure 5.7 shows the two images with and without automatic compression. The feature is a little unstable in border line cases when the hysteresis value is not appropriate for the lighting conditions. The threshold values for entering and exiting the logarithmic compression mode are set on an 8-bit scale. The threshold values are compared against the pseudo dynamic range value for the
frame as described in Section 4.1.3. The linear threshold was set to 64 and the logarithmic threshold was set to 128. This gave enough hysteresis to avoid oscillations in nearly all cases. Occasionally, between the borders of the individual regions that are illustrated in Figure 4.3 in Section 4.1.3 on page 37, the imager can still oscillate between linear and logarithmic compression. Some ways to improve the decision rule are discussed in Chapter 6.

![Figure 5.7: Sample images without and with auto compression.](image)

In order to see some initial results of the imager in its intended environment, it was put to the test on a pair of headlights. Figure 5.8 shows the images captured with a small integration period, a long integration period, and finally with a logarithmic compression function.

## 5.3 PCI Interface

The original specification for the frame rate delivered to the PC was 60fps. The PCI interface can not yet handle this rate so only 30fps are currently delivered to the PC. This problem will be solved after more work has been done on the software system for communicating with the GuPPI card. Figure 5.9 shows the daughter card Tadpole that plugs into the GuPPI card.

![Figure 5.8: Headlight test.](image)
5.4 3-Camera System

The final 3-camera printed circuit board which interfaces to the PC is still being fabricated. The board is essentially a combination of the Autobright and Tadpole circuit boards. Three imagers, plug into the back of the PC via twisted pair. The circuit board also has a standard NTSC output signal generated for each imager. Figure 5.10 shows how the three digital imagers are mounted to a vehicle for stereo processing. The image data is written into the RAM of the PC and displayed on the monitor via the interface shown in Figure 5.11. Although the automatic brightness adaptation algorithm is implemented in hardware, the user can still select between compression functions and choose to enable or disable auto-irising from the PC terminal. Various frame rate values can also be selected from the terminal.
Figure 5.10: 3-camera stereo vision arrangement.

Figure 5.11: 3-camera viewer.
Chapter 6

Conclusion

This thesis has described the design and implementation of a 3-camera stereo vision system and the various stages of the project. This chapter summarizes the project and presents suggestions for future work.

6.1 Summary

The wide dynamic range image sensor with lateral overflow drain proves to be an effective architecture for machine vision applications where varying levels of illumination are expected. Many techniques have been shown to enhance the dynamic range of image sensors but few present system-level solutions. The objective of this project has been to create a system that adapts to the environment by providing high detail video images even in the most extreme conditions. The specific requirements for the project have been met through the design and implementation of both electronic iris control and automatic compression. A full stereo vision system has been designed and implemented from the front-end pixel array to the PCI interface for general purpose processing. In building the system from the sensor to the processor, many of the historic vision formatting limitations have been overcome. While the imager can be adjusted for any frame rate (and reconfigured on the fly), it can still provide data in NTSC format for a standard video monitor.

6.2 Future Work

The automatic dynamic range adjustment algorithm has been effective in demonstrating the potential for intelligent compression schemes. More work should be dedicated to the development of a robust solution. Both the targeting of the wide dynamic range image and the fitting of the compression scheme can be improved. One suggestion to improve the current algorithm is to run a sweeping box average or median across the image as shown in Figure 6.1. By comparing the brightest area to the darkest area, a wide dynamic range image can be targeted. This will eliminate the possibility of indecision at the boundary lines that may occur in the current algorithm. Future work may involve implementing the improved algorithm in a small pixel-parallel processing array like the one described by Gealow [9].
Another idea for improving the automatic compression scheme is to evaluate the frequency content of the image. The technique might be very similar to algorithms used for auto-focus lenses. There, the idea is to evaluate the luminance value of the video signal and adjust the lens until the highest frequency content is found. This ensures that the image is focused and sharp as opposed to soft and blurred. Rather than evaluating the pixel to pixel frequency content, the algorithm could evaluate the frequencies from region to region.

Whatever methods are used for determining the dynamic range of the image, it will probably be important to fit characteristic compression functions to different types of images. An image with a large dynamic range may have very few objects which fall in between brightest and darkest points in the image. Ideally, this image will be compressed differently than one with various light intensities spanning the entire dynamic range.

Finally, the 3-camera system should be put to use in an intelligent vehicle application. Figure 6.2 shows a block diagram of the conceptual setup for the demonstration of vehicle control based on stereo vision. The first stage of the project will involve creating and testing stereo algorithms. A powerful demonstration will be to show that the PC can make decisions based on how close objects come to the imagers. The PC could signal to the user that he has come too close for comfort by sending out a loud ear-piercing noise. A colorful image depth-map could also be designed and demonstrated in real-time. Once a robust set of algorithms have been created for the system, an interface to a small electric vehicle such a golf cart could be created to show adaptive cruise control, obstacle avoidance, etc.
Figure 6.2: Intelligent vehicle demonstration system.
References


http://www.sds.lcs.mit.edu/SpectrumWare/guppi.html.
Appendix A

Real-Time Imager Demonstration

A.1 VHDL

The VHDL files used for this board are located in:

```
/home/kfife/Imager1/24.5MHz/
  imsync.vhd
  format.vhd
  image.vhd
  inout.vhd
  ntsc.vhd

Project name: warp.pgf
```

These files are used to generate jdec files for two devices. The two top level designs are held in imsync.vhd and format.vhd. The lower level files are packages that are included in the top level designs.

A.1.1 Top Level VHDL - imsync.vhd

Location:

```
/home/kfife/Imager1/24.5MHz/imsync.vhd
```

Library ieee; --this file uses a 48MHZ clock and divides
  --it by 2 to get the right NTSC freq
Use ieee.std_logic_1164.all;

Entity imsync IS PORT (  
  clock,reset: IN std_logic;
  clk1,clk2,svsel1,svsel2,svsel3: OUT std_logic;
  phi1,phi2,phi3,phi4: BUFFER std_logic;
  deselev, elevator: BUFFER std_logic;
  phi0,phi0bar: BUFFER std_logic;
  isize: BUFFER std_logic;
  clkb,clkr: BUFFER std_logic;
  rein: BUFFER std_logic;
  mode: IN std_logic;  --integration or linear mode
  colsel: BUFFER std_logic_vector(2 downto 0);
  samples1, samples2: BUFFER std_logic;
  ```
phi5, phi6: OUT std_logic;
flip: BUFFER std_logic;
dateready, startframe: OUT std_logic;

--- LOW BATTERY LOGIC
vlevel: IN std_logic;
led: OUT std_logic;

--- CLOCKS
cin: IN std_logic;
clk: BUFFER std_logic;
c: OUT std_logic; -- goes to pin 99
clkin: IN std_logic; -- comes in on pin 99 dedicated to clocks

--- MODE LED
modeled: OUT std_logic;

--
hyperc, blank: BUFFER std_logic;
blank: OUT std_logic;
startr, startf: OUT std_logic);

---
attribute pin, avoid of imsync: entity is "6 46 76 116";
--------------------------------------------- clk, mode, SOO, SDI

attribute pin, numbers of imsync: entity is "clock:19" &
"reset:59" &
"rsin:143" &
"vssel13:144" &
"vssel12:145" &
"vssel11:146" &

colse1(2):70 &
colse1(1):67 &
colse1(0):65 &

"clk88:23" &
"clkx:26" &
"phi5:28" &
"phi6:26" &
"phi4:27" &
"phi3:28" &
"phi1:29" &

"phi:30" &

"phiBbar:146" &

"phi10:147" &

"Aselcol:32" &
"Bselect:33" &

"isolate:34" &
"sample:35" &
"samplex:36" &

"clkr:37" &
"clkb:38" &

"flip:149" &

"hyperc:3" &
"blank:3" &
"blank:4" &

"dateready:89" &
"startframe:63" &

"startr:13" &
"startf:13" &

"mode:91" &

"vlevel:92" &
"led:93" &

"modeled:94" &

"cin:77" &

"clk:79" &
"c:98" &

"clkin:99";

End imsync;

USE WORK.std_arith.ALL;

Use work.ntepoch.all;
Use work.imagethall;
A.1. VHDL

ARCHITECTURE behavior OF imsync IS

    SIGNAL flash: std_logic;

BEGIN

imageO: in PORT MAP(
    clock, reset,
    clkRef, clk1, svsel1, svsel2, svsel3,
    phi1, phi2, phi3, phi4,
    Aselect, Bselect,
    phi0, phi0bar,
    isol, c1b, c1r,
    rein,
    mode, --integration or linear mode
    colsel,
    sample1, sample2,
    phi5, phi5bar,
    flip,
    flash,
    dataready, startframe);

ntsc0: nts c PORT MAP(
    clock, reset,
    hsync, hblank,
    startr, startf);

led <= flash when visel = '0' else '1';

modeled <= '1' when mode = '1' else '0';

--blanking for DAC--
blink <= '1' when hblank = '0' else '0';

------------

c <= cin;

process begin
Wait Until clkin = '1';
cik <= not clk;
end process;

END behavior;

A.1.2 Imager Timing and Barrier Function - image.vhd

Location:

/home/kf/Imager1/24.5MHz/image.vhd

Library ieee;
Use ieee.std_logic_1164.all;
Entity im IS PORT (]
clock, reset: IN std_logic;

clock, reset: IN std_logic;

clkRef, clk1, svsel1, svsel2, svsel3: OUT std_logic;

phi1, phi2, phi3, phi4: BUFFER std_logic;

Aselect, Bselect: BUFFER std_logic;

phi0, phi0bar: BUFFER std_logic;

isol: BUFFER std_logic;

c1b, c1r: BUFFER std_logic;

rein: BUFFER std_logic;

mode: IN std_logic;

--integration or linear mode

colsel: BUFFER std_logic_vector(2 downto 0);
sample1, sample2: BUFFER std_logic;

phi5, phi5bar: OUT std_logic;

flip: BUFFER std_logic;

flash: OUT std_logic;

dataready, startframe: OUT std_logic);

--used to say when to start a frame and when data is ready

End is;

USE WORK.std_arith.ALL;

ARCHITECTURE remin GF in IS

SIGNAL i: integer range 0 to 49; --i is used to divide the clock by 50.
SIGNAL r: integer range 0 to 255; --r is the number of rows

SIGNAL count: std_logic_vector(5 downto 0);
SIGNAL slow: std_logic_vector(2 downto 0);
SUBTYPE v3 is std_logic_vector(2 downto 0);
alias switch: v3 is count(2 downto 0);

SIGNAL phi1, phi2, phi3, phi4: boolean;

BEGIN

PROCESS (clock, i, switch, reset)
BEGIN

IF reset = '0' THEN
  i <= 0;
  r <= 0;
  count <= "000000";
  flip <= '0';
ELSIF clock'EVENT AND clock = '1' THEN
  if i = 40 then
    --divide down the system clock
    i <= 0;
    phi1 <= 4
    if (switch = "111") or (switch = "000") then
      phi3 <= TRUE; else phi3 <= FALSE; end if;
    if (switch = "001") or (switch = "010") then
      phi4 <= TRUE; else phi4 <= FALSE; end if;
    if (switch = "011") or (switch = "100") then
      phi1 <= TRUE; else phi1 <= FALSE; end if;
    if (switch = "101") or (switch = "110") then
      phi2 <= TRUE; else phi2 <= FALSE; end if;
    if (switch = "000") then
      --select and Bselect
      if ( count = "000000") then
        Bselect <= '1'; end if;
        if ( count = "011111") then
          Bselect <= '0'; end if;
      if ( count = "100000") then
        Aselect <= '1'; end if;
        if ( count = "111111") then
          Aselect <= '0'; end if;
      if (count = "10101") then
        sample1 and sample2 and isolate
        if ( count = "100000") then
          sample2 <= '0'; end if;
          if ( count = "100000") then
            sample1 <= '1'; end if;
            if ( count = "101010") then
              sample1 <= '0'; end if;
              if ( count = "101100") then
                sample2 <= '1'; end if;
            end if;
          if ( count = "10001") then
            isolate <= '1'; end if;
            if ( count = "11001") then
              isolate <= '0'; end if;
              --clk
              if ( count = "101101") then
                clk <= '1';
                else clk <= '0';
            end if;
            --clr
            if ( count = "100000") then
              clr <= '1';
              else clr <= '0';
          end if;
          if count = "111111" then
            count <= "000000";
            if r = 205 then
              --counting rows
              r <= 0;
              flip <= NOT flip;
              --flip SNAMS
              slow <= slow + 1;
              else r <= r + 1;
              end if;
              else count <= count + 1;
              end if;
            else i <= i + 1;
            end if;
        END IF;
    END IF;

END IF;
END PROCESS;

flash <= slow(2);

-----------------non-overlapping phis-----------------
phil <= '1' when phil1 and not phil4 else '0';
phi2 <= '1' when phil2 and not phi1 else '0';
phi3 <= '1' when phi1 and not phi3 else '0';
phi4 <= '1' when phi4 and not phi3 else '0';

clkA <= '0' when switch = "000" else '1';
clkB <= '0' when switch = "100" else '1';
phil <= '1' when (count(4 downto 0) > "1101") else '0';
philbar <= not phil;

--rain
rain <= '1' when r = 255 else '0';

--phil, phil
phil <= Aselect;
phil <= Bselect;
svsel2 <= switch(0);
svsel1 <= switch(1);
svsel3 <= switch(2);

-------------------------------barrier function
process(r,mode,clock,colsel)
begin
IF clock'EVENT and clock = '1' THEN
IF mode = '1' THEN
  --integration mode; approximating log function
  case r is
  when 255 => colsel <= "000";
  when 0 => colsel <= "001";
  when 27 => colsel <= "010";
  when 191 => colsel <= "011";
  when 223 => colsel <= "100";
  when 239 => colsel <= "101";
  when 247 => colsel <= "110";
  when 251 => colsel <= "111";
  when others => colsel <= colsel;
  end case;
else
  case r is
  when 255 => colsel <= "000";
  when 0 => colsel <= "111";
  when others => colsel <= colsel;
  end case;
end if;
END IF;
end process;

-----------------------------------------------
--------------------interface---------------------

dataready <= '1' when i = 9 else '0';
startframe <= '1' when r = 0 else '0';

-----------------------------------------------

END finem;
A.1.3 Top Level VHDL - format.vhd

Location:

/homes/kfife/Imager1/24.5MHz/format.vhd

Library ieee;
Use ieee.std_logic_1164.all;

Entity systop IS PORT (  
clock,reset: IN std_logic;
WE,OE: OUT std_logic;
addr: BUFFER std_logic_vector(15 downto 0);
chip: IN std_logic_vector(0 to 31);
ID: INOUT std_logic_vector(7 downto 0);
dataready,startframe: IN std_logic;
----------------------------------------------
startr,startr: IN std_logic;
WEI,WEI: OUT std_logic;
addri: BUFFER std_logic_vector(15 downto 0);
IOI: INOUT std_logic_vector(7 downto 0);
pliout: BUFFER std_logic_vector(7 downto 0);
flip: IN std_logic);

attribute pin_avoid of systop:entity is "6 46 76 116";
--------------------------------------------- slew,mode,SDO,SDI

attribute pin_numbers of systop:entity is "clock:19 " &
"reset:59 " &
"WE:11 " &
"OE:12 " &
"addr(0):143 " &
"addr(1):144 " &
"addr(2):145 " &
"addr(3):146 " &
"addr(4):147 " &
"addr(5):148 " &
"addr(6):149 " &
"addr(7):150 " &
"addr(8):151 " &
"addr(9):152 " &
"addr(10):153 " &
"addr(11):154 " &
"addr(12):155 " &
"addr(13):156 " &
"addr(14):157 " &
"addr(15):158 " &
"chip(0):63 " &
"chip(1):64 " &
"chip(2):65 " &
"chip(3):66 " &
"chip(4):67 " &
"chip(5):68 " &
"chip(6):69 " &
"chip(7):70 " &
"chip(8):71 " &
"chip(9):72 " &
"chip(10):73 " &
"chip(11):74 " &
"chip(12):75 " &
"chip(13):76 " &
"chip(14):77 " &
"chip(15):78 " &
"chip(16):79 " &
"chip(17):80 " &
"chip(18):81 " &
"chip(19):82 " &
"chip(20):83 " &
"chip(21):84 " &
"chip(22):85 " &
"chip(23):27 " "
"chip(24):26 " "
"chip(25):25 " "
"chip(26):24 " "
"chip(27):23 " "
"chip(28):22 " "
"chip(29):21 " "
"chip(30):20 " "
"chip(31):19 " "

"---original pins were changed for the correct format---

"---chip(0):23 " "
"---chip(1):24 " "
"---chip(2):25 " "
"---chip(3):26 " "
"---chip(4):27 " "
"---chip(5):28 " "
"---chip(6):29 " "
"---chip(7):30 " "

"---chip(8):51 " "
"---chip(9):52 " "
"---chip(10):53 " "
"---chip(11):54 " "
"---chip(12):55 " "
"---chip(13):56 " "
"---chip(14):57 " "
"---chip(15):58 " "

"---chip(16):63 " "
"---chip(17):64 " "
"---chip(18):65 " "
"---chip(19):66 " "
"---chip(20):67 " "
"---chip(21):68 " "
"---chip(22):69 " "
"---chip(23):70 " "

"---chip(24):91 " "
"---chip(25):92 " "
"---chip(26):93 " "
"---chip(27):94 " "
"---chip(28):95 " "
"---chip(29):96 " "
"---chip(30):97 " "
"---chip(31):98 " "

"ID(0):32 " "
"ID(1):42 " "
"ID(2):72 " "
"ID(3):82 " "
"ID(4):112 " "
"ID(5):7 " "
"ID(6):114 " "
"ID(7):118 " "

"data ready:2 " "
"start frame:3 " "

"startf:4 " "
"startr:5 " "

"WE1:13 " "
"CE1:14 " "

"addr(0):122 " "
"addr(1):123 " "
"addr(2):124 " "
"addr(3):125 " "
"addr(4):126 " "
"addr(5):127 " "
"addr(6):128 " "
"addr(7):129 " "
"addr(8):79 " "
"addr(9):49 " "
"addr(10):37 " "
"addr(11):17 " "
"addr(12):86 " "
"addr(13):88 " "
"addr(14):159 " "
"addr(15):130 " "

"ID(0):33 " "
"ID(1):43 " "
"ID(2):73 " "
"ID(3):#3 " &
"ID(4):113 " &
"ID(5):8 " &
"ID(6):115 " &
"ID(7):119 " &

"pixout(0):122 " &
"pixout(1):123 " &
"pixout(2):131 " &
"pixout(3):132 " &
"pixout(4):103 " &
"pixout(5):106 " &
"pixout(6):38 " &
"pixout(7):39 " &

"flip:15 ";
End systop;

Use work.inpkg.all;

ARCHITECTURE behavioral OF systop IS

BEGIN

ino: ino PORT MAP(
  clock,reset,
  WE OE,
  addr,
  chip,
  ID,
  dataready,startframe,
  startf,starttr,
  WE OE1,
  addr1,
  I0I,
  pixout,
  flip);

END behavioral;

A.1.4 Format Conversion - inout.vhd

Location:

/homes/kfife/Imager1/24.5MHz/inout.vhd

Library ieee;
Use ieee.std_logic_1164.all;

Entity ino IS PORT (
  clock : IN std_logic;
  reset : IN std_logic; --active low
  WE OE : OUT std_logic;
  addr : BUFFER std_logic_vector(15 downto 0);
  chip : IN std_logic_vector(0 to 31);
  ID : INPUT std_logic_vector(7 downto 0);
  pix,start : IN std_logic; --start indicates beginning of frame
  startf,starttr : IN std_logic; --startf causes pixels to be output at beginning of frame
  WE OE1 : OUT std_logic;
  --startfr cause pixels to be output at beginning of row
  addr1 : BUFFER std_logic_vector(15 downto 0);
  I0I : INPUT std_logic_vector(7 downto 0);
  pixout : BUFFER std_logic_vector(7 downto 0);
  flip : IN std_logic; --flip switches SRAM parameters. is= addr,WE,OE,ID
End ino;

USE WORK.std_arith.ALL;

ARCHITECTURE finino OF ino IS
  TYPE states IS (idle,read,write,begins);
  SIGNAL state : states;
  SUBTYPE v17 IS std_logic_vector(16 downto 0);
  SUBTYPE v8 IS std_logic_vector(7 downto 0);
  SUBTYPE v2 IS std_logic_vector(1 downto 0);
  SUBTYPE v3 IS std_logic_vector(2 downto 0);
A.1. VHDL

```
SIGNAL row_prime_part_n_inc_pac: v17;
alias pac: v3 is row_prime_part_n_inc_pac(2 downto 0);
alias inc: v2 is row_prime_part_n_inc_pac(4 downto 3);
alias n: std_logic is row_prime_part_n_inc_pac(5);
alias part: v2 is row_prime_part_n_inc_pac(7 downto 6);
alias prime: std_logic is row_prime_part_n_inc_pac(8);
alias row: v8 is row_prime_part_n_inc_pac(16 downto 9);
SIGNAL buff: std_logic_vector(3 downto 0);

TYPE state1 IS (rowwait, dorow);
SIGNAL state1 : state1;
SIGNAL count18: std_logic_vector(17 downto 0);
alias row1: std_logic_vector(7 downto 0) is count18(17 downto 10);
alias pac1: std_logic_vector(2 downto 0) is count18(9 downto 7);
alias inc1: std_logic_vector(1 downto 0) is count18(5 downto 4);
alias prime1: std_logic is count18(3);
alias part1: std_logic_vector(1 downto 0) is count18(1 downto 0);
SIGNAL startflag: std_logic;
SIGNAL top: integer range 4 to 7;
SIGNAL pixel: std_logic_vector(7 downto 0);

-- state machine for input formatting-----------------
BEGIN
PROCESS (clock, pix, inc, n_part, prime, row, start, reset)
BEGIN
IF (reset = '0') THEN
  state <= begins;
ELSIF clock'EVENT AND clock = '1' THEN
  CASE state IS
  WHEN Idle => IF (pix = '1') THEN state <= dorow;
  END IF;
  WHEN dorow => state <= dorrive;
  WHEN dorrive => IF (row_prime_part_n_inc_pac = "1111111111111111") THEN state <= begins;
  ELSE
    state <= idle;
  END IF;
  WHEN begin => IF (start = '1') THEN
    state <= idle;
  END IF;
  WHEN OTHERS => state <= idle;
  END CASE;
END IF;
END PROCESS;

-----controlling WE and OE-----------------------
PROCESS (state, flip, state1, count18)
BEGIN
if flip = '0' then
  if (state = dorrive) then
    WE <= '0';
  else
    WE <= '1';
  end if;
  if (state = dorow) then
    OE <= '0';
  else
    OE <= '1';
  end if;
  if (state = dorow) then
    OE1 <= '0';
  else
    OE1 <= '1';
  end if;
  if (state = dorrive) then
    WEI <= '0';
  else
    WEI <= '1';
  end if;
end if;
```

GE1 <= '0';
else GE1 <= '1';
end if;
if (state = dorow) then     -- from read process
    GE <= '0';
else
    GE <= '1';
end if;
WE <= '1';
end if;
END PROCESS;

-------------------------- controlling IO ports --------------------------

PROCESS (state, clock, buff, IDI, IDI1, flip)
BEGIN
IF clock'EVENT AND clock = '1' THEN
    if flip = '0' then
        IF (state = dorow) THEN -- read out of SRAM and put the value in buff
            buff <= IDI(3 downto 0);
        END IF;
    else
        IF (state = dorow) THEN -- read out of SRAM1 and put the value in buff
            buff <= IDI1(3 downto 0);
        END IF;
    end if;
END IF;
END PROCESS;

PROCESS (state, buff, chip, flip, pac, clock)
variable index0: integer range 0 to 31;
variable index1: integer range 0 to 31;
variable index2: integer range 0 to 31;
variable index3: integer range 0 to 31;
BEGIN
    index0 := to_integer(pac) * 4;
    index1 := to_integer(pac) * 4 + 1;
    index2 := to_integer(pac) * 4 + 2;
    index3 := to_integer(pac) * 4 + 3;

    IF (clock = '0') THEN -- output getsORED with clock so that there is no contention.
        if flip = '0' then
            IDI <= "ZZZZZZZ";
        ELSE
            IDI <= "ZZZZZZZ";
        END IF;
    ELSE
        IF (state = dorow) THEN
            IDI <= buff & chip(index0) & chip(index1) & chip(index2) & chip(index3);
        ELSE
            IDI <= "ZZZZZZZ";
        END IF;
    end if;
ELSE IDI <= (others => 'Z'); IDI1 <= (others => 'Z');
END IF;
END PROCESS;

-------------------------- raster ----- output --------------------------

PROCESS (clock, state1, startf, IDI, pixel, startr, flip)

VARIABLE bot: integer range 0 to 3 = top - 4;
BEGIN
    if flip = '0' then
        CASE state1 IS
            WHEN dorow =>
            WHEN state1 IS      -- read out of SRAM
                WHEN "00" => pixel(7 downto 0) <= IDI(top) & IDI(bot);
                WHEN "01" => pixel(6 downto 4) <= IDI(top) & IDI(bot);
                WHEN "10" => pixel(3 downto 2) <= IDI(top) & IDI(bot);
                WHEN "11" => pixel(1 downto 0) <= IDI(top) & IDI(bot);
                WHEN OTHERS => pixel <= pixel;
        END CASE;
    end if;
END PROCESS;
END CASE;
else
    CASE part1 IS     -- read out of SRAM
        WHEN "00" => pixout <= pixel(7 downto 0) <= ID(top) & ID(bot);
        WHEN "01" => pixout <= pixel(3 downto 2) <= ID(top) & ID(bot);
        WHEN "10" => pixout <= pixel(1 downto 0) <= ID(top) & ID(bot);
        WHEN OTHERS => pixout <= pixel;
    END CASE;
end if;

CASE part1 IS     -- read out of SRAM
    WHEN "00" => pixout <= pixel;
    WHEN OTHERS => pixout <= pixout;
END CASE;

IF (count18(9 downto 0) = "1111111111") THEN
    state1 <= rowwait;
ELSE
    state1 <= dorow;
END IF;

count18 <= count18 + 1;

WHEN rowwait => count18 <= count18;
pixout <= pixel;
IF state1 = '1' THEN
    state1 <= dorow;
END IF;

WHEN OTHERS => state1 <= rowwait;
END CASE;
END IF;
END PROCESS;

PROCESS(count18)
BEGIN
    IF count18(6) = '0' THEN
        IF count18(2) = '0' THEN
            top <= 7;
        ELSE top <= 6;
        END IF;
    ELSE
        IF count18(2) = '0' THEN
            top <= 5;
        ELSE top <= 4;
        END IF;
    END IF;
END IF;
END PROCESS;

--------------------------------------------------------------------------------
process(flip, row, prime, part, pac, inc, rowl, primel, partl, pac1, incl1)
begin
    if flip = '0' then
        addr <= row & prime & part & pac & inc;
        addr <= rowl & primel & partl & pac1 & incl1;
    else
        addr <= row & prime & part & pac & inc;
        addr <= rowl & primel & partl & pac1 & incl1;
        end if;
end process;
--------------------------------------------------------------------------------

END femino;

Library ieee;
Use ieee.std_logic_1164.all;
PACKAGE impgpio IS
COMPONENT impi PORT (  
clock: IN std_logic;  
reset: IN std_logic;  
WE,OE: OUT std_logic;  
addr: BUFFER std_logic_vector(15 downto 0);  
chip: IN std_logic_vector(0 to 31);  
ID: INOUT std_logic_vector(7 downto 0);  
pix,starf: IN std_logic;  
starfr: IN std_logic;  
--startf,starfr: IN std_logic;  
--starfr causes pixels to be output at beginning of frame
WE,OE1: OUT std_logic;  
--starfr cause pixels to be output at beginning of row
addr1: BUFFER std_logic_vector(15 downto 0);  
ID1: INOUT std_logic_vector(7 downto 0);  
pixout: BUFFER std_logic_vector(7 downto 0);  
)
A.1.5 NTSC encoder - ntsc.vhd

Location:

/homes/kfife/Imager1/24.5MHz/ntsc.vhd

--This is code to generate an interlaced ntsc encoder. The
--non-interlaced version version is better and more efficient
Library ieee;
Use ieee.std_logic_1164.all;
Entity ntsc IS PORT ( 
clock,reset: IN std_logic; --reset active low
hyinc,blank: BUFFER std_logic;
start,startf: OUT std_logic);
End ntsc;
USE WORK.std_arith.ALL;
USE WORK.int_math.ALL;
ARCHITECTURE femntsc OF ntsc IS
BEGIN
PROCESS (clock,counter,reset)
BEGIN
 IF reset = '0' THEN
 count <= 0;
 line <= 0;
 ELSEIF clock'EVENT AND clock = '1' THEN
 -- odd goes from 0 to 242, even goes from 271 to 513
 IF (NOT (line > 259 AND line < 270) OR (line > 531 AND line < 543) ) and count = 1559) THEN
 count <= 0;
 line <= line + 1;
 ELSIF ((line = 542) AND (count = 1569)) THEN --reset on the end of line 542
 count <= 0;
 line <= 0;
 ELSIF (count = 1660) THEN --kills 10 clks for the above intervals. (200 total killed clks)
 count <= 0;
 line <= line + 1;
 --Eq and Ser pulses
 ELSIF ((line > 241 AND line < 260) OR (line > 513 AND line < 532)) AND count = 779 THEN
 count <= 0;
 line <= line + 1;
 ELSE count <= count + 1;
 END IF;
 CASE count IS
 WHEN 0 =>
 hyinc <= '0'; --start hyinc pulse
 WHEN 123 =>
 IF NOT (line > 242 AND line < 261) OR (line > 513 AND line < 532) THEN
 hyinc <= '1'; --end hyinc pulse
 ELSE hyinc <= hyinc;
 END IF;
 WHEN 67 =>
 IF (line > 242 AND line < 249) OR (line > 254 AND line < 261) OR (line > 513 AND line < 520) OR (line > 525 AND line < 532) THEN
 hyinc <= '1'; --eq pulse width
 ELSE hyinc <= hyinc;
 END IF;
 WHEN 659 =>
 IF (line > 248 AND line < 255) OR (line > 519 AND line < 526) THEN --ser width
 hyinc <= '1';
 ELSE hyinc <= hyinc;
 END IF;
 WHEN OTHERS => hyinc <= hyinc;
 END CASE;

END CASEA.1.5 NTSC encoder - ntsc.vhd

Location:

/homes/kfife/Imager1/24.5MHz/ntsc.vhd

--This is code to generate an interlaced ntsc encoder. The
--non-interlaced version version is better and more efficient
Library ieee;
Use ieee.std_logic_1164.all;
Entity ntsc IS PORT ( 
clock,reset: IN std_logic; --reset active low
hyinc,blank: BUFFER std_logic;
start,startf: OUT std_logic);
End ntsc;
USE WORK.std_arith.ALL;
USE WORK.int_math.ALL;
ARCHITECTURE femntsc OF ntsc IS
BEGIN
PROCESS (clock,counter,reset)
BEGIN
 IF reset = '0' THEN
 count <= 0;
 line <= 0;
 ELSEIF clock'EVENT AND clock = '1' THEN
 -- odd goes from 0 to 242, even goes from 271 to 513
 IF (NOT (line > 259 AND line < 270) OR (line > 531 AND line < 543) ) and count = 1559) THEN
 count <= 0;
 line <= line + 1;
 ELSIF ((line = 542) AND (count = 1569)) THEN --reset on the end of line 542
 count <= 0;
 line <= 0;
 ELSIF (count = 1660) THEN --kills 10 clks for the above intervals. (200 total killed clks)
 count <= 0;
 line <= line + 1;
 --Eq and Ser pulses
 ELSIF ((line > 241 AND line < 260) OR (line > 513 AND line < 532)) AND count = 779 THEN
 count <= 0;
 line <= line + 1;
 ELSE count <= count + 1;
 END IF;
 CASE count IS
 WHEN 0 =>
 hyinc <= '0'; --start hyinc pulse
 WHEN 123 =>
 IF NOT (line > 242 AND line < 261) OR (line > 513 AND line < 532) THEN
 hyinc <= '1'; --end hyinc pulse
 ELSE hyinc <= hyinc;
 END IF;
 WHEN 67 =>
 IF (line > 242 AND line < 249) OR (line > 254 AND line < 261) OR (line > 513 AND line < 520) OR (line > 525 AND line < 532) THEN
 hyinc <= '1'; --eq pulse width
 ELSE hyinc <= hyinc;
 END IF;
 WHEN 659 =>
 IF (line > 248 AND line < 255) OR (line > 519 AND line < 526) THEN --ser width
 hyinc <= '1';
 ELSE hyinc <= hyinc;
 END IF;
 WHEN OTHERS => hyinc <= hyinc;
 END CASEA.1.5 NTSC encoder - ntsc.vhd

Location:

/homes/kfife/Imager1/24.5MHz/ntsc.vhd

--This is code to generate an interlaced ntsc encoder. The
--non-interlaced version version is better and more efficient
Library ieee;
Use ieee.std_logic_1164.all;
Entity ntsc IS PORT ( 
clock,reset: IN std_logic; --reset active low
hyinc,blank: BUFFER std_logic;
start,startf: OUT std_logic);
End ntsc;
USE WORK.std_arith.ALL;
USE WORK.int_math.ALL;
ARCHITECTURE femntsc OF ntsc IS
BEGIN
PROCESS (clock,counter,reset)
BEGIN
 IF reset = '0' THEN
 count <= 0;
 line <= 0;
 ELSEIF clock'EVENT AND clock = '1' THEN
 -- odd goes from 0 to 242, even goes from 271 to 513
 IF (NOT (line > 259 AND line < 270) OR (line > 531 AND line < 543)) and count = 1559 THEN
 count <= 0;
 line <= line + 1;
 ELSIF ((line = 542) AND (count = 1569)) THEN --reset on the end of line 542
 count <= 0;
 line <= 0;
 ELSIF (count = 1660) THEN --kills 10 clks for the above intervals. (200 total killed clks)
 count <= 0;
 line <= line + 1;
 --Eq and Ser pulses
 ELSIF ((line > 241 AND line < 260) OR (line > 513 AND line < 532)) AND count = 779 THEN
 count <= 0;
 line <= line + 1;
 ELSE count <= count + 1;
 END IF;
 CASE count IS
 WHEN 0 =>
 hyinc <= '0'; --start hyinc pulse
 WHEN 123 =>
 IF NOT (line > 242 AND line < 261) OR (line > 513 AND line < 532) THEN
 hyinc <= '1'; --end hyinc pulse
 ELSE hyinc <= hyinc;
 END IF;
 WHEN 67 =>
 IF (line > 242 AND line < 249) OR (line > 254 AND line < 261) OR (line > 513 AND line < 520) OR (line > 525 AND line < 532) THEN
 hyinc <= '1'; --eq pulse width
 ELSE hyinc <= hyinc;
 END IF;
 WHEN 659 =>
 IF (line > 248 AND line < 255) OR (line > 519 AND line < 526) THEN --ser width
 hyinc <= '1';
 ELSE hyinc <= hyinc;
 END IF;
 WHEN OTHERS => hyinc <= hyinc;
 END CASE;
A.2. SCHEMATICS

CASE count IS

WHEN 385 => IF NOT ((line > 242 AND line < 272) OR (line > 513 AND line < 843)) THEN
    hblank <= '1'; -- active video after back porch
ELSE hblank <= '0';
END IF;

WHEN 779 => IF line = 271 THEN -- ((1258/2 + 120 + 114 - 1 = 877) set to 779
    hblank <= '1'; -- active video again (top of screen)
ELSIF line = 242 THEN -- front porch going into ser
    hblank <= '0';
ELSE hblank <= hblank;
END IF;

WHEN 1409 => hblank <= '0'; -- front porch start
WHEN OTHERS => hblank <= hblank;
END CASE;

CASE count IS

WHEN 379 => IF NOT ((line > 242 AND line < 272) OR
    (line > 513 AND line < 843)) THEN
    startr <= '1'; -- active video, read pixel 4 clocks before end of blanking
ELSIF startr <= '0';
    startf <= '1';
END IF;

WHEN OTHERS => startr <= '0';
    startf <= '0';
END CASE;

END IF;
END PROCESS;

END fsmtc4;

Library ieee;
Use ieee.std_logic_1164.all;
PACKAGE tscpg IS
  COMPONENT tscpg IS
    PORT ( clock, reset: IN std_logic;
           hsync, hblank: BUFFER std_logic;
           startr, startf: OUT std_logic);
  END COMPONENT;
END tscpg;

A.2 Schematics

The board schematics, library files, and PC board layout for the real-time imager demonstra-
tion are located in /homes/kfife in ACCEL binary format.

/homes/kfife/Accel/Realtime/
    imager.sch
    imager.pcb
    format.sch
    format.pcb
    imager1.lib

Schematics for The Realtime demonstration are shown in Figures A.1 and A.2.
Figure A.1: Analog imager schematics.
Figure A.2: Format converter schematics.
Appendix B

Automatic Brightness Adaptation Demonstration

B.1 VHDL

The VHDL files for the digital imager are located in:

/homes/kfife/Imager1/Stereo/
imsync.vhd
image.vhd
imagertiming.vhd

project name: imagerpc.pfg

The VHDL files used for frame averaging are located in:

/homes/kfife/Imager1/Stereo/ALU
topbox.vhd
boxcontrol.vhd
sample.vhd
serial2parallel.vhd
chipmux.vhd
startlatch.vhd
boxaverage.vhd

project name: boxaverage.pfg

The VHDL files used for targeting a wide dynamic range image are located in:

/homes/kfife/Imager1/Stereo/ALU
topwithlights.vhd
lights.vhd
topcomponents.vhd
gridlights.vhd
sendiris.vhd
compare.vhd
irisgen.vhd
sub.vhd
modegen.vhd
divider.vhd

project name: components.pfg

The VHDL files used for reformatting and displaying images are located in:

/homes/kfife/Imager1/Stero/DATAPATH
monitordigital.vhd
serial2parallel.vhd
inout.vhd
sample.vhd
ntsc.vhd
flip.vhd
startlatch.vhd

project name: march999.pfg

The files used for the daughter card to the GuPPI card are located in:

/homes/kfife/Imager1/Stero/GUPPI
topguppi.vhd

project name: guppi.pfg

B.1.1 Top Level - imsync.vhd

Location:

/homes/kfife/Imager1/Stero/imsync.vhd

Library ieee;
Use ieee.std_logic_1164.all;

Entity imsync IS PORT (
clock, reset: IN std_logic;
clock, clk2, clk3, vref1, vref2, vref3: IN std_logic;
phi1, phi2, phi3, phi4: BUFFER std_logic;
&select, &select: BUFFER std_logic;
phi0, phi0bar: BUFFER std_logic;
&isolate: BUFFER std_logic;
clk, clk2, clk3, vref1, vref2, vref3: IN std_logic;
reset: BUFFER std_logic;
modebd: IN std_logic;

S--integration or linear mode
colsel: BUFFER std_logic_vector(2 downto 0);
samples1, samples2: BUFFER std_logic;
phi5, phi6: OUT std_logic;
---
manual: IN std_logic; -- says to use manual or autoiris
cs: OUT std_logic;
sclk: OUT std_logic;
iris: IN std_logic;
---
chip: IN std_logic_vector(31 downto 0);
outs: BUFFER std_logic;
datcall: OUT std_logic; -- used to say when to start a frame and when data is ready
---
irisbit: IN std_logic; -- used to transfer iris one bit at a time and sampled by clock
--- POWER ON
led: OUT std_logic;
--- CLOCKS
clk: OUT std_logic;
--- MODE LED
mand: OUT std_logic;
modeled: OUT std_logic;
---
attribute pin_avoid of isasyncentity is "6 46 76 116";
----------------------------------=sclk, smode, SD0, SD1
attribute pin_numbers of isasyncentity is
"OUT1:2 " &
"PHI5:11 " &
"PHI6:14 " &
"LED:15 " &
"CLR:16 " &
"CLOCK:19 " &
"INISBIT:22 " &
"PHI1:32 " &
"RS1:33 " &
"MABLED:34 " &
"PHI3:42 " &
"MODELED:47 " &
"CSEL(2):48 " &
"CSEL(1):49 " &
"CSEL(0):61 " &
"PHI2:62 " &
"PHI4:63 " &
"CLKB:65 " &
"SAMPLE:66 " &
"ISOLATE 69 " &
"ASELECT:70 " &
"BSELECT:73 " &
"CCLA:74 " &
"CLR:75 " &
"SAMPLE2:76 " &
"DATACALL:78 " &
"CLKBB:79 " &

"MANUAL:97 " &
"RESET:99 " &

"MODER:102 " &
"PHIOBAR:103 " &
"SWSEL1:104 " &
"SWSEL3:106 " &
"SWSEL3:106 " &

"CS:113 " &
"ACLK:114 " &
"INISI:115 " &

"PHI0:119 " &

"CHIP(0):122 " &
"CHIP(1):123 " &
"CHIP(2):124 " &
"CHIP(3):125 " &
"CHIP(4):126 " &
"CHIP(5):127 " &
"CHIP(6):128 " &
"CHIP(7):129 " &
End isasync;

Use vixx.imagepkg.all;

USE WORK.std_arith.ALL;

ARCHITECTURE behavior OF isasync IS

SIGNAL nodebdnot: std_logic;
SIGNAL node: std_logic;
SIGNAL reseti: std_logic;
SIGNAL resets: std_logic;

SIGNAL startframe: std_logic;
SIGNAL flash: std_logic_vector(4 downto 0);

BEGIN
image0: in PORT MAP(
  clock, resets, 
  clkB, clkA, sssel1, sssel2, sssel3, 
  phi1,phi2,phi3,phi4, 
  select, selsect, 
  phi0,phi0ber, 
  isolate, 
  clkb,clk, 
  rein, 
  nodebdnot, --integration or linear mode 
  col01, col02, 
  sample1, sample2, 
  phi5,phi6, 
  manual, --says to use manual or autoiris 
  cs, 
  aclk, 
  irisi, --signal from ADC 
  chip, 
  mode, 
  reseti, 
  startframe, 
  outs, 
  datacall, --used to say when to start a frame and when data is ready 
  irisbit, --used to transfer iris one bit at a time and sampled by clock 
nodebdnot <= not nodebd;
led <= flash(4) or irisbit;
modeled <= '1' when mode = '1' else '0';
mansed <= '1' when manual = '1' else '0';
reseti <= reset when manual = '1' else reseti,
----------
clk <= clock; --slightly delayed clock 
----------
process begin
wait until clock = '1';
if startframe = '1' then
  flash <= flash + 1;
end if;
end process;
END behavior;

B.1.2 Data Protocol and Barrier Generation - image.vhd

Location:

/homes/kfife/Imager1/Stereo/image.vhd

Library ises;
Use ises.std_logic_1164.all;
Entity im is PORT ( 
  clock,reset: IN std_logic; --reset active low
  clkBp,clkA,svval1,svval2,svval3: OUT std_logic; --AD timing
  phi4,phi12,phi16: BUFFER std_logic; --ADC selector for pad driver
  phio,phi28,phi40: BUFFER std_logic;
  isolate: BUFFER std_logic;
  chip: BUFFER std_logic;
  rej: BUFFER std_logic;
  nodebd: IN std_logic; --integration or linear node
  colsel: BUFFER std_logic_vector(2 downto 0);
  sampsel: BUFFER std_logic;
  phio,phi28,phi40: OUT std_logic;
  ---
  manual: IN std_logic; --says to use manual or autotimer
  cs: OUT std_logic;
  ack: OUT std_logic;
  iris: IN std_logic;
  ---
  chip: IN std_logic_vector(31 downto 0);
  --
  chip: BUFFER std_logic_vector(31 downto 0);
node: BUFFER std_logic; -- ported so that this can be used in package
reset: OUT std_logic; --ported for internal signal when packaged
startframe: BUFFER std_logic;
outs: BUFFER std_logic;
detcall: OUT std_logic;
irisbit: IN std_logic; --used to transfer iris/node/reset
End im;

--16384 32-bit outputs per frame At 24.576MHz -> 409600 clks per frame, so / by 35,
--hence i = 0 to 24.
--As of 1/3/99 I am using a 49 MHz clk so I divide by 50 and send the output at 49Mhz.
--Sending data for the 32 intervals and then wait for 18
USE WORK.std_arith.ALL;
USE WORK.imagetimingsPKG.ALL; -- all the signal for the chip except for colsel and 32 outs

ARCHITECTURE fmain OF im is

---------------------
SIGNAL count: std_logic_vector(6 downto 0);
SIGNAL i: integer range 0 to 49; --i is used to divide the clock by 50.
SIGNAL r: integer range 0 to 256; --r is the number of rows.
---------------------
SIGNAL lock: std_logic;
SIGNAL A: std_logic_vector(7 downto 0),--used in comparator
SIGNAL b: boolean; --output of comparator
Attribute synthesis_off of comparator: SIGNAL is TRUE;
SIGNAL iriscount std_logic_vector(2 downto 0);
SIGNAL iris std_logic_vector(7 downto 0);
SIGNAL rev std_logic_vector(1 downto 0);
SIGNAL irisin: std_logic_vector(7 downto 0); --holding place for adc iris
SIGNAL irishd: std_logic_vector(7 downto 0); --holding place for adc iris registered
SIGNAL lock1: std_logic;
SIGNAL cead: std_logic;
SIGNAL getbit: std_logic;

-- SIGNAL startframe: std_logic;
SIGNAL daterdy: std_logic; --used to say when to start a frame and when data is ready

TYPE states IS (idle, check, wait1, wait2, modestate, bits);
SIGNAL state: states;
SIGNAL modeobd: std_logic;
SIGNAL irishobd: std_logic_vector(7 downto 0);
SIGNAL count16: std_logic_vector(3 downto 0);
SIGNAL sample: boolean;
SIGNAL sampleadc: boolean;

BEGIN

--standard imagetiming--
imagetiming0: imagetiming port map (  
  clock, reset, --reset active low
  clkn8, clka, eves1, eves2, eves3,  
  phi1, phi2, phi3, phi4, --ADC timing
  Aselect, Bselect, --ADC selector for pad driver
  phi0, phi0bar,  
  isolatex,  
  clkb, clkr, 
  sampel, sample2,  
  phi5, phi6, --used to say when to start a frame and when data is ready
  count,  
  i, --i is used to divide the clock by 50.
  r);  
--r is the row count

---------------------------------------------
--decoding irisbit-------------------------
Autoiris: PROCESS (clock, reset, startframe, irishbit)

begin

IF reset = '0' then
  state <= idle;
ELSIF clock'EVENT AND clock = '1' THEN
  CASE state IS
  WHEN idle =>
    iriscount <= "000";
    IF startframe = '1' THEN
      state <= check;
      ELSE state <= idle;
      END IF;
  WHEN check =>
    IF irishbit = '0' THEN
      state <= wait1;
      ELSE state <= idle; --error
      END IF;
  WHEN wait1 =>
    IF irishbit = '1' THEN
      state <= wait2;
      ELSE state <= wait1;
      END IF;
  WHEN wait2 =>
    IF irishbit = '0' THEN
      state <= bits;
      ELSE state <= wait2;
      END IF;
    WHEN bits =>
      irishobd <= irishobd(6 downto 0) & irishbit; --send MSB first
      IF iriscount = "111" THEN
        state <= modestate;
        ELSE state <= bits;
        END IF;
    WHEN modestate =>
      modeobd <= irishbit; --9th bit of data is the mode.
      state <= idle;
    WHEN OTHERS =>
      state <= idle;
  END CASE;
END IF;

END PROCESS Autoiris;

--reset signal generated from irisbit held high for 16 counts-------------
Resetsignal: PROCESS (clock, irishbit, count16)

END
begin

IF clock'EVENT AND clock = '1' THEN

    IF irishb = '1' AND (count16 /= "1111") THEN
        count16 <= count16 + 1;
    ELSIF irishb = '0' THEN
        count16 <= "0000";
    END IF;

    IF (count16 = "1111") THEN
        reseti <= '0';
    ELSE
        reseti <= '1';
    END IF;

END IF;
END PROCESS Resetsignal;

process begin
wait until clock = '1';
--out s gets registered to reduce the propagation delay.

IF i = 17 THEN sample <= true; END IF;
IF i = 40 THEN sample <= false; END IF;

case i is
when 17 => outs <= chip(16);
when 18 => outs <= chip(17);
when 19 => outs <= chip(18);
when 20 => outs <= chip(20);
when 21 => outs <= chip(19);
when 22 => outs <= chip(18);
when 23 => outs <= chip(17);
when 24 => outs <= chip(16);
when 25 => outs <= chip(21);
when 26 => outs <= chip(20);
when 27 => outs <= chip(19);
when 28 => outs <= chip(18);
when 29 => outs <= chip(17);
when 30 => outs <= chip(16);
when 31 => outs <= chip(6);
when 32 => outs <= chip(5);
when 33 => outs <= chip(14);
when 34 => outs <= chip(13);
when 35 => outs <= chip(12);
when 36 => outs <= chip(11);
when 37 => outs <= chip(10);
when 38 => outs <= chip(9);
when 39 => outs <= chip(8);
when 40 => outs <= chip(7);
when 41 => outs <= chip(6);
when 42 => outs <= chip(5);
when 43 => outs <= chip(4);
when 44 => outs <= chip(3);
when 45 => outs <= chip(2);
when 46 => outs <= chip(1);
when 47 => outs <= chip(0);
when others => outs <= chip(0);
END case;
end process;

--registered to prevent glitches

process(clock,i,r,lock) begin

if rising_edge(clock) then
    --startframe
    IF ((i = 0) AND (i = 4) AND (lock = '0')) THEN
        startframe <= '1';
        lock <= '1';
    else
        startframe <= '0';
    END IF;
    IF r = 1 THEN lock <= '0'; END IF;

end if;
end process;

dataready <= (not clock) when sample else '0';
--sample data on not clock

dataall <= dataready or startframe;
--combines startframe and dataready into one.
-------------------------------------- barrier function
-- process(r, mode, clock, colsel)
-- begin
--
-- IF clock'EVENT AND clock = '1' THEN
--
-- IF mode = '1' then -- integration mode; approximating log function
--
-- case r is
--
-- when 255 => colsel <= "000"; -- highest potential (reset = 5v)
-- when 0 => colsel <= "001";
-- when 127 => colsel <= "010";
-- when 191 => colsel <= "011";
-- when 225 => colsel <= "100";
-- when 239 => colsel <= "101";
-- when 247 => colsel <= "110";
-- when 261 => colsel <= "111"; -- lowest potential ( = 2.5v)
-- when others => colsel <= colsel;
-- end case;
--

-- case r is -- linear mode
--
-- when 255 => colsel <= "000";
-- when 0 => colsel <= "111";
-- when others => colsel <= colsel;
-- end case;
--
-- end if;
--
-- END IF;
--
-- end process;
--------------------------------------

-- iris for selecting iris; computation of log function.
with colsel select
A <=

-- iris when "000",
1' & iris(7 downto 1) when "001",
1' & iris(7 downto 2) when "010",
111' & iris(7 downto 3) when "011",
1111' & iris(7 downto 4) when "100",
11111' & iris(7 downto 5) when "101",
1111111' & iris(7 downto 6) when "110",
"0000000" when others;

-- A-h comparator----------------------------------
compare <= x + to_integer(A); -- compares row to iris to determine when to step barrier
BEGIN
--
Barrier: PROCESS(clock,r)
BEGIN

IF r = 255
then colsel <= "000";
ELSIF clock'EVENT AND clock = '1' THEN

IF mode = '1' THEN

IF r = 254 THEN

colsel <= "111"; -- at least grab the last little step
ELSIF compare THEN colsel <= colsel + 1;
END IF;
else

IF compare THEN colsel <= "111";
END IF;
END IF;

END IF;
END PROCESS Barrier;
--

-- getting iris from adc------------------------
Getiris: Process(startframe,clock,row,locki,getbit,iris) -- get iris from adc
BEGIN
IF clock'EVENT AND clock = '1' THEN

IF (manual = '1') THEN

IF samplead and (locki = '0') THEN

irisin <= irisinc(6 downto 0) & irisi; -- send MSB first
locki <= '1';
END IF;
END IF;
IF not samplesd THEN  --lock is set at the beginning of rows
     lock1 <= '0';
END IF;

IF (r = 0) THEN
     irised <= irisan;
END IF;

END IF;

END PROCESS Getiris;

--timing for serial adc--
with r select
   getbit <= '1' when 5|7|9|11|13|15|17|19,
           '0' when others;
with r select
   samplesd <= true when 0|8|10|12|14|16|18|20,
              false when others;
with r select
   casdc <= '0' when 0 to 19,
            '1' when others;
row <= to_std_logic_vector(r,2);  --converts r to std_logic_vector
clk <= row(0);  --takes the least of row for std clock

cs <= casdc when (manual = '1') else '1';
node <= nodebd when (manual = '1') else nodeobd;
iris <= irishd when (manual = '1') else irisedb;
------------------------------------------------------------------------------------------
END fasm;

---

Library ieee;
Use ieee.std_logic_1164.all;

PACKAGE imagepkg IS

COMPONENT img port (  
clock,reset: IN std_logic;  --reset active low
clkH,clkL,svsel1,svsel2,svsel3: OUT std_logic;
phi1,phi2,phi3,phi4: BUFFER std_logic;  --ADC timing
selc,selb,seln: BUFFER std_logic,
      --ADC selector for pad driver
phi0,phi0bar: BUFFER std_logic;
iso: BUFFER std_logic;
clkb,clkr: BUFFER std_logic;
rein: BUFFER std_logic;
nodebd: IN std_logic;  --integration or linear mode
colsel: BUFFER std_logic_vector(2 downto 0);
sample1, sample2: BUFFER std_logic,
phi5,phi6:OUT std_logic;
--
manual: IN std_logic;  --says to use manual or autoiris
cs: OUT std_logic;
clk: OUT std_logic;
iris: IN std_logic;
--
chip: IN std_logic_vector(31 downto 0);
node: BUFFER std_logic;  --portd node so that this can be used in package
reset: OUT std_logic;  --ported for internal signal when packaged
startframe: BUFFER std_logic;
out: BUFFER std_logic;
datacall: OUT std_logic;
irisbit: IN std_logic;  --used to transfer iris/node/reset
END COMPONENT;

END imagepkg;

B.1.3 Package for all Digital Imager Signals - imagertiming.vhd

Location:

/home/kfife/Imager1/Stereo/imagertiming.vhd
--All signals for the image chip except for color and the 32 bit outputs.
Library ieee;
Use ieee.std_logic_1164 all;
Entity iamertiming IS PORT ( 
    clock,reset: IN std_logic;
    clkb,clkb,clkb,clkb,clkb,clkb: OUT std_logic;
    phi0,phi1,phi2,phi3,phi4: BUFFER std_logic;
    --ADC timing
    Aselect, Belect: BUFFER std_logic;
    --ADC selector for pad driver
    phi0bar, phi1bar, phi2bar, phi3bar, phi4bar: BUFFER std_logic;
    isolate: BUFFER std_logic;
    clkb,clkb,clkb: BUFFER std_logic;
    resin: BUFFER std_logic;
    --
    color: BUFFER std_logic_vector(2 downto 0);
    sample1, sample2: BUFFER std_logic;
    phi5,phi6: OUT std_logic;
    --used to say when to start a frame and when data is read;
    count: BUFFER std_logic_vector(5 downto 0);
    i: BUFFER integer range 0 to 49;
    --i is used to divide the clock by 50.
    r: BUFFER integer range 0 to 255); 
    --r is the row count
End iamertiming;
USE WORK.std_arith.ALL;

ARCHITECTURE behavior OF iamertiming IS
    SUBTYPE v3 IS std_logic_vector(2 downto 0);
    alias switch: v3 IS count(2 downto 0);
    SIGNAL phi1,phi2,phi3,phi4: boolean;
BEGIN
    PROCESS (clock,i,switch,reset)
    BEGIN
        IF reset = '0' THEN
            i <= 0;
            r <= 0;
            count <= "000000";
        ELSIF clock'EVENT AND clock = '1' THEN
            IF i = 49 THEN 
--divide down the system clock
                i <= 0;
--phi4
                IF (switch = "111") OR (switch = "000") THEN
                    phi3 <= TRUE; phi3 <= FALSE; end if;
                IF (switch = "001") OR (switch = "010") THEN
                    phi4 <= TRUE; phi4 <= FALSE; end if;
                IF (switch = "011") OR (switch = "100") THEN
                    phi1 <= TRUE; phi1 <= FALSE; end if;
                IF (switch = "101") OR (switch = "110") THEN
                    phi2 <= TRUE; phi2 <= FALSE; end if;
--Aselect and Belect
                IF (count = "000000") THEN
                    Aselect <= '1'; and if;
                IF (count = "011111") THEN
                    Aselect <= '0'; and if;
                IF (count = "100000") THEN
                    Aselect <= '1'; and if;
                IF (count = "111111") THEN
                    Aselect <= '0'; and if;
--sample1 and sample2 and isolate
                IF (count = "100000") THEN
                    sample2 <= '0'; end if;
                IF (count = "100001") THEN
                    sample1 <= '1'; end if;
                IF (count = "101101") THEN
                    sample1 <= '0'; end if;
                IF (count = "101110") THEN
                    sample2 <= '1'; end if;
                IF (count = "100001") THEN
                    isolate <= '1'; end if;
                IF (count = "110101") THEN
                    isolate <= '0'; end if;
--clkb
                IF (count = "101101") THEN
                    clkb <= '1';
            END IF; 
    END PROCESS;
END ARCHITECTURE;
else clkb <= '0';
end if;

--clk
if ( count = "100000") then
  clkr <= '1';
else clkr <= '0';
end if;

if count = "111111" then
  --counting row
  count <= "000000";
  if r = 256 then
    r <= 0;
  else r <= r + 1;
  end if;
else count <= count + 1;
end if;

else i <= i + 1;
end if;
END IF;
END PROC;

--------non-overlapping phi--------
phi1 <= '1' when phib1 and not phib4 else '0';
phi2 <= '1' when phb '2' and not phib1 else '0';
phi3 <= '1' when phb '4' and not phib2 else '0';
phi4 <= '1' when phib4 and not phib3 else '0';

clkA <= '0' when switch = "000" else '1';
clkB <= '0' when switch = "100" else '1';

phi0 <= '1' when (count(4 downto 0) > "1101") else '0';
phi0bar <= not phi0;

--rain
rain <= '1' when r = 256 else '0';

--phi5, phi6
phi5 <= Aselect;
phi6 <= Bselect;

save12 <= switch(0);
save11 <= switch(1);
save13 <= switch(2);

END behavior;

Library ieee;
Use ieee.std_logic_1164.all;
PACKAGE imagertimepkg IS
COMPONENT imagertime
PORT (  
clock,reset: IN std_logic; 
clkB,clkA,save11,save12,save13: OUT std_logic;
phi1,phi2,phi3,phi4: BUFFER std_logic; 
Aselect, Bselect: BUFFER std_logic;
phi0,phi0bar: BUFFER std_logic;
--ADC timing
--ADC selector for pad driver
clkB,clkA: BUFFER std_logic;
--reset active low
--ADC
save11,save12,save13: BUFFER std_logic;
--used to say when to start a frame and when data is ready
count: BUFFER std_logic;
--i is used to divide the clock by 50.
r: BUFFER integer range 0 to 255;
END COMPONENT;
END imagertimepkg;

B.1.4 Top Level - topbox.vhd

Location:

/homes/kfife/Imager1/Stereo/ALU/topbox.vhd
Library ieee;
Use ieee.std_logic_1164.all;
Entity topo_box IS PORT ( 
  clk: IN std_logic;
  clk49: IN std_logic;
  clout: OUT std_logic;
  clock: IN std_logic;
  clockout: BUFFER std_logic; --This is the half clock.
  outs: IN std_logic;
  datacell: IN std_logic;
  index: OUT std_logic_vector(3 downto 0);
  CLR: OUT std_logic;
  LDnet: OUT std_logic;
  LDall: OUT std_logic;
  interin: IN std_logic_vector(3 downto 0); --in from monitor digital
  interout: OUT std_logic_vector(3 downto 0)); --readable to gridlights
attribute pin_avoid of topo_box:entity is "6 66 76 116";
--------------------------------------------------------clk,node,DDO,SDI
attribute pin_numbers of topo_box:entity is
  "AVG(0):2 " &
  "AVG(1):9 " &
  "DATACELL:19 " &
  "CLK:22 " &
  "AVG(2):23 " &
  "AVG(3):27 " &
  "AVG(4):30 " &
  "CLOCKOUT:33 " &
  "DUTS:69 " &
  "AVG(5):64 " &
  "CLOCK:99 " &
  "INDEX(0):122 " &
  "INDEX(1):123 " &
  "INDEX(2):124 " &
  "INDEX(3):125 " &
  "CLR:131 " &
  "LDNET:132 " &
  "LDALL:133 " &
  "INTERIN(0):135 " &
  "INTERIN(1):136 " &
  "INTERIN(2):137 " &
  "INTERIN(3):138 " &
  "clkout:144 " &
  "AVG(6):152 " &
  "AVG(7):153 " &
  "INTEROUT(0):155 " &
  "INTEROUT(1):156 " &
  "INTEROUT(2):157 " &
  "INTEROUT(3):158 ";
End topo_box;
USE WORK.std_arith.ALL;
USE WORK.serial2parallelpkg.all;
USE WORK.startatchpk.all;
USE WORK.samplepkg.all;
USE WORK.chipusympk.all;
USE WORK.boxcontrolpkg.all;
USE WORK.boxaveragepkg.all;
ARCHITECTURE behavior OF topo_box IS
SUBTYPE v1 is std_logic;
SUBTYPE v2 is std_logic_vector(1 downto 0);
SUBTYPE v4 is std_logic_vector(3 downto 0);
SUBTYPE v6 is std_logic_vector(2 downto 0);
SUBTYPE v8 is std_logic_vector(7 downto 0);
SUBTYPE v32 is std_logic_vector(31 downto 0);
SIGNAL datain: v32;
SIGNAL chip: v32;
SIGNAL data: std_logic;
SIGNAL rde: std_logic;
SIGNAL samplenov: std_logic;
SIGNAL start: std_logic;
SIGNAL startreset: std_logic;
SIGNAL done: std_logic;
SIGNAL clearbits: boolean;
SIGNAL Headin: std_logic_vector(2 downto 0);
SIGNAL Halfbyte: v6;
SIGNAL column: v2;
SIGNAL row: v2;
SIGNAL neopixel: boolean;
B.1. VHDL

SIGNAL newbitplane: boolean;
SIGNAL newblock: boolean;

Attribute synthesis_off of halfbyte: SIGNAL is TRUE;

BEGIN

serial2parallel10: serial2parallel PORT MAP(
  clk=>clk,
  start=>start,
  data=>datain,
  outs=>outs,
  dav=>dav,
  rdat=>rdav,
  datacall=>datacall);

startlatch0: startlatch PORT MAP(
  clock=>clock,
  start=>start,
  done=>done,
  start=>startreset);

sample0: sample PORT MAP(
  clock=>clock,
  dav=>dav,
  rdat=>rdav,
  samplenow=>samplenow,
  datain=>datain,
  dataout=>chip);

chipmux0: chipmux PORT MAP(
  chip=>chip,
  output=>halfbyte,
  clearbit=>clearbits,
  Readin=>Readin);

boxcontrol0: boxcontrol PORT MAP(
  clock=>clock,
  startreset=>startreset,
  samplenow=>samplenow,
  Readin=>Readin,
  clearbit=>clearbits,
  done=>done,
  column=>column,
  row=>row,
  newpixel=>newpixel,
  newbitplane=>newbitplane,
  newblock=>newblock,
  LDbot=>LDbot,
  CLS=>CLS,
  LDall=>LDall);

boxaverage0: boxaverage PORT MAP(
  clock=>clock,
  input=>halfbyte,
  column=>column,
  newpixel=>newpixel,
  newbitplane=>newbitplane,
  newblock=>newblock,
  avg=>avg);

--This is the index for gridlights
index (< row & column);

---

process begin
WAIT UNTIL (clk = '1');
clockout <= not clockout; --divide clk by two
and process;
interout <= interin;
clockout<=clk#9;
END behavior;
B.1.5 Controller for Arithmetic Functions - boxcontrol.vhd

Location:

/home/kife/Imager1/Stereo/ALU/boxcontrol.vhd

Library ieee;
Use ieee.std_logic_1164.all;
Entity boxcontrol IS PORT ( 
  clock: IN std_logic;
  startreset: IN std_logic;
  samplenow: IN std_logic;
  Readin: BUFFER std_logic_vector(2 downto 0);
  clearbits: OUT boolean;
  done: OUT std_logic; --reset for the start latch
  column: BUFFER std_logic_vector(1 downto 0);
  row: BUFFER std_logic_vector(1 downto 0);
  newpixel: OUT boolean; --for boxaverage
  newbitplane: OUT boolean; --for boxaverage
  newblock: OUT boolean; --for boxaverage
  LDbot: OUT std_logic; --for compare
  CLR: OUT std_logic; --for compare
  LDall: OUT std_logic); --signal to Load and clear the frame average --also signal to start division
End boxcontrol;

USE WORK.std_arith.ALL;

ARCHITECTURE behavior OF boxcontrol IS

SUBTYPE v4 is std_logic_vector(3 downto 0);
SUBTYPE v3 is std_logic_vector(2 downto 0);

TYPE states IS (doread,loadaverage,waitread,settleavg);
SIGNAL state: states;

SIGNAL countin: std_logic_vector(14 downto 0);
SIGNAL columnindex: std_logic_vector(1 downto 0);

BEGIN

--------

Readin <= countin(2 downto 0); --8 sets of 4-bit wide column-separated packets in one 32 bit sample
clearbits <= FALSE when state = doread else TRUE;

--------

PROCESS (state,clk,k,startreset,Readin,countin)
BEGIN

IF clock'EVENT AND clock = '1' THEN

CASE state IS

  WHEN doread =>
    IF (countin = "11111111111111") THEN
      state <= settleavg;
      ELSIF (Readin = "11") THEN
        state <= waitread;
    END IF;
    countin <= countin + 1;

  WHEN settleavg => state <= loadaverage;
    IF (row = "00") THEN CLR <= '1'; END IF; --this loads in avg0 in both bright and dark registers

  WHEN loadaverage =>
    IF (columnindex = "11") THEN
      state <= waitread;
      row <= row + 1;
    END IF;
    CLR <= '0';
    columnindex <= columnindex + 1;

  WHEN waitread =>
    IF (samplenow = '1') THEN
      state <= doread;
    END IF;

    IF (startreset = '1') THEN
      countin <= (others => '0');
      columnindex <= "00";

END CASE;

END IF;

END boxcontrol;
B.1. VHDL

```vhdl
rov <= "00";
done <= '1';
LData <= '1';
ELSE
done <= '0';
LData <= '0';
END IF;
WHEN OTHERS => state <= waitread;
END CASE;
END IF;
END PROCESS;
-------
LData <= '1' when (state = loadaverage) else '0';
column <= columnIndex;
-------booleans for boxaverage-------
process begin
wait until clock = '1';
IF (countin(7 downto 0) = "1111111") THEN
newpixel <= TRUE;
ELSIF (countin(6 downto 0) = "1111") THEN
newbitplane <= TRUE;
ELSE
newpixel <= FALSE;
newbitplane <= FALSE;
END IF;
IF (columnIndex = "11") THEN
newblock <= TRUE;
ELSE
newblock <= FALSE;
END IF;
end process;
-----------------------
END behavior;
```

Library ieee;
Use ieee.std_logic_1164.all;
PACKAGE boxcontrolpkg IS
COMPONENT boxcontrol PORT (
clock: IN std_logic; --this comes from the Q output of an rs latch, done resets it.
samplein: IN std_logic;
Readin: BUFFER std_logic_vector(2 downto 0);
clearrst: OUT boolean;
done: OUT std_logic; --reset for the startlatch
column: BUFFER std_logic_vector(1 downto 0);
row: BUFFER std_logic_vector(1 downto 0);
newpixel: OUT boolean; --for boxaverage
newbitplane:OUT boolean; --for boxaverage
newblock: OUT boolean; --for boxaverage
LData: OUT std_logic; --for compare
CLR: OUT std_logic; --for compare
LData: OUT std_logic; --signal to Load and clear the frame average --else signal to start division
END COMPONENT;
END boxcontrolpkg;

B.1.6 Synchronous Sample - sample.vhd

Location:

```
/homes/kife/Imager1/Stereo/ALU/sample.vhd
```

Library ieee;
Use ieee.std_logic_1164.all;
Entity sample IS PORT (;
clock: IN std_logic;
dav: IN std_logic;
rdata: OUT std_logic;
samplein: OUT std_logic;
datain: IN std_logic_vector(31 downto 0);
dataout: OUT std_logic_vector(31 downto 0));
End sample;
B.1.7 Serial to Parallel Converter - serial2parallel.vhd

Location:

/homes/kfife/Imager1/Stereo/ALU/serial2parallel.vhd
----------serial to parallel conversion----------
PROCESS(datacall, rdav, resetcount, start)
begin
  IF rdav = '1' THEN
dev <= 'O';
  ELSIF (resetcount = '1' or start = '1') THEN
count <= (others <= 'O');
  ELSIF datacall='EVENT AND datacall = '1' THEN
data <= data(30 downto 0) & outs;
count <= count + 1;
  IF (count = "1111") THEN
dev <= '1';
END IF;
END IF;
END PROCESS;
-------------------------------------
---decoding the start frame signal--------
--The process samples the count value with check. Check is sampled by previouscheck. --By comparing the two values, the process determines when there is a break in the --datacall clock. It then looks for the start signal by probing check and previouscheck --during a 4 period clock sequence. If found, the start signal is fired. Otherwise the --process resumes normal behavior.

breakcondition <= (ckcount = "011") and (previouscheck = check);
idlecondition <= (ckcount = "111") and (previouscheck = check);
normalcondition <= (check(0) = '1');

process(clk)
begin
  IF rising_edges(clk) THEN
    check <= count;
    previouscheck <= check;
    IF (previouscheck = check) THEN
      ckcount <= ckcount + 1;
    ELSE
      ckcount <= (others <= 'O');
    END IF;
    CASE state is
      WHEN normal => start <= 'O';
      WHEN break =>
        resetcount <= 'O';
        IF breakcondition THEN
          state <= break;
        END IF;
      WHEN idle => start <= 'O';
      WHEN others => state <= normal;
    END CASE;
  END IF;
END process;
-------------------------------------
END datapath;

Library ieee;
Use ieee.std_logic_1164.all;
PACAGE serial2parallelpkg IS
COMPONENT serial2parallel PORT ( 
  clk: IN std_logic; --clk on board receiving end
B.1.8 Selector - chipmux.vhd

Location:

/homes/kfife/Imager1/Stereo/ALU/chipmux.vhd

Library ieee;
Use ieee.std_logic_1164.all;
Entity chipmux IS PORT (  
  chip: IN std_logic_vector(31 downto 0);
  output: OUT std_logic_vector(3 downto 0);
  clearbits: IN boolean;
  Readin: IN std_logic_vector(2 downto 0);
End chipmux;

USE WORK.std_arith.ALL;

ARCHITECTURE behavior OF chipmux IS
SUBTYPE v4 is std_logic_vector(3 downto 0);
SUBTYPE v3 is std_logic_vector(2 downto 0);
SIGNAL outputprime: v4;

-------------------Imager output to PLD input configuration-------------------
   alias chipA: v4 is chip(31 downto 28);
   alias chipB: v4 is chip(27 downto 24);
   alias chipC: v4 is chip(23 downto 20);
   alias chipD: v4 is chip(19 downto 16);
   alias chipE: v4 is chip(15 downto 12);
   alias chipF: v4 is chip(11 downto 8);
   alias chipG: v4 is chip(7 downto 4);
   alias chipH: v4 is chip(3 downto 0);

--each of these correspond to 1 bit for each of 4 columns

BEGIN

---------
PROCESS BEGIN
CASE Readin IS
  WHEN "000" => outputprime <= chipA;
  WHEN "001" => outputprime <= chipB;
  WHEN "010" => outputprime <= chipC;
  WHEN "011" => outputprime <= chipD;
  WHEN "100" => outputprime <= chipE;
  WHEN "101" => outputprime <= chipF;
  WHEN "110" => outputprime <= chipG;
  WHEN others => outputprime <= chipH;
END CASE;
END PROCESS;
---------
output <= "0000" when clearbits else outputprime;

END behavior;

Library ieee;
Use ieee.std_logic_1164.all;
PACKAGE chipmuxpkg IS
COMPONENT chipmux PORT (  
  chip: IN std_logic_vector(31 downto 0);
  output: OUT std_logic_vector(3 downto 0);
  clearbits: IN boolean;
  Readin: IN std_logic_vector(2 downto 0);
End chipmuxpkg;
END chipmuxpkg;
B.1.9 Start of Frame - startlatch.vhd

Location:

/homes/kfife/Imager1/Stereo/ALU/startlatch.vhd

```
Library ieee;
Use ieee.std_logic_1164.all;
Entity startlatch IS PORT ( 
  clock: IN std_logic;
  start: IN std_logic;
  done: IN std_logic;
  startQ: BUFFER std_logic);
End startlatch;

USE WORK.std_arith.ALL;

ARCHITECTURE behavior OF startlatch IS

SIGNAL startsync: std_logic;
BEGIN
  --Q <= not(reset or not(set or Q)); --rs latch
  startQ <= not(done or not(start or startQ));
  process begin
    wait until clock = '1';
    startsync <= start;
  end process;
END behavior;

Library ieee;
Use ieee.std_logic_1164.all;
PACKAGE startlatchpkg IS
COMPONENT startlatch PORT ( 
  clock: IN std_logic;
  start: IN std_logic;
  done: IN std_logic;
  startQ: BUFFER std_logic);
END COMPONENT;
END startlatchpkg;
```

B.1.10 Generating Averages - boxaverage.vhd

Location:

/homes/kfife/Imager1/Stereo/ALU/boxaverage.vhd

```
Library ieee;
Use ieee.std_logic_1164.all;
Entity boxaverage IS PORT ( 
  clock: IN std_logic;
  input: IN std_logic_vector(3 downto 0);
  column: IN std_logic_vector(1 downto 0);
  newpixel: IN boolean;
  newpixel: IN boolean;
  newblock: IN boolean;
  newblock: IN boolean;
  arg: OUT std_logic_vector(7 downto 0));
End boxaverage;

USE WORK.std_arith.ALL;

ARCHITECTURE behavior OF boxaverage IS

SUBTYPE v4 IS std_logic_vector(3 downto 0);
SUBTYPE v3 IS std_logic_vector(2 downto 0);
SUBTYPE v21 IS std_logic_vector(20 downto 0);

SIGNAL accum0: v21;
SIGNAL accum1: v21;
SIGNAL accum2: v21;
SIGNAL accum3: v21;
```
SUBTYPE v8 is std_logic_vector(7 downto 0);

SIGNAL avg0: v8;
SIGNAL avg1: v8;
SIGNAL avg2: v8;
SIGNAL avg3: v8;

BEGIN

avg0 <= accum0(12 downto 5) when (accum0(13) = '0') else x"FF";
avg1 <= accum1(12 downto 5) when (accum1(13) = '0') else x"FF";
avg2 <= accum2(12 downto 5) when (accum2(13) = '0') else x"FF";
avg3 <= accum3(12 downto 5) when (accum3(13) = '0') else x"FF";

---
--The MSBs are sent first
---

Process begin

wait until (clock = '1');

IF (input(0) = '1') THEN
Accum0 <= Accum0 + 1;
ELSIF (newblock) THEN
Accum0 <= (others => '0');
ELSIF (newpixel) THEN
Accum0 <= Accum0(19 downto 0) & Accum0(20 downto 7);
ELSIF (newbitplane) THEN
Accum0 <= Accum0(19 downto 0) & Accum0(20);
END IF;

IF (input(1) = '1') THEN
Accum1 <= Accum1 + 1;
ELSIF (newblock) THEN
Accum1 <= (others => '0');
ELSIF (newpixel) THEN
Accum1 <= Accum1(16 downto 0) & Accum1(20 downto 7);
ELSIF (newbitplane) THEN
Accum1 <= Accum1(19 downto 0) & Accum1(20);
END IF;

IF (input(2) = '1') THEN
Accum2 <= Accum2 + 1;
ELSIF (newblock) THEN
Accum2 <= (others => '0');
ELSIF (newpixel) THEN
Accum2 <= Accum2(16 downto 0) & Accum2(20 downto 7);
ELSIF (newbitplane) THEN
Accum2 <= Accum2(19 downto 0) & Accum2(20);
END IF;

IF (input(3) = '1') THEN
Accum3 <= Accum3 + 1;
ELSIF (newblock) THEN
Accum3 <= (others => '0');
ELSIF (newpixel) THEN
Accum3 <= Accum3(16 downto 0) & Accum3(20 downto 7);
ELSIF (newbitplane) THEN
Accum3 <= Accum3(19 downto 0) & Accum3(20);
END IF;

end process;

---

with column select
  avg <=
    avg0 when "11",
    avg1 when "10",
    avg2 when "01",
    avg3 when others; --avg3 is actually the first column.

END behavior;

Library ieee;
Use ieee.std_logic_1164.all;

PACKAGE boxaveragepkg IS
COMPONENT boxaverage PORT ( 
  clock: IN std_logic;
  input: IN std_logic_vector(3 downto 0);
  column: IN std_logic_vector(1 downto 0);
  newpixel: IN boolean;
  newbitplane: IN boolean;
  avg: OUT std_logic_vector(7 downto 0));
END COMPONENT;
Library ieee;
Use ieee.std_logic_1164.all;
Entity topwithlights is PORT ( 
  clock: IN std_logic; -- half clock
  clk: IN std_logic; -- fast clock
  reset: IN std_logic; -- normally high, push for low
  index: IN std_logic_vector(3 downto 0);
  LDbot: IN std_logic;
  CLR: IN std_logic;
  avg: IN std_logic_vector(7 downto 0);
  LDall: IN std_logic;
  manual: IN std_logic; -- board switch active low so not it.
  auto range: IN std_logic; -- board switch active low so not it.
  threshold log: IN std_logic_vector(7 downto 0);
  thresholds: IN std_logic_vector(7 downto 0);
  irilight: OUT std_logic;
  node man: IN std_logic; -- manual node input -- board switch active low so not it.
  irisman: OUT std_logic_vector(7 downto 0);
  interin: IN std_logic_vector(3 downto 0); -- in from topbox
  modeled: OUT std_logic;
  auto loaded: BUFFER std_logic;
  auto range loaded: OUT std_logic;
  diff led: OUT std_logic_vector(7 downto 0);
  framed: OUT std_logic_vector(7 downto 0);
  iriled: OUT std_logic_vector(7 downto 0);
  brightgridled: OUT std_logic_vector(15 downto 0); -- 0 to 15 starting in upper left corner.
  darkgridled: OUT std_logic_vector(15 downto 0);
);

attribute pin avoid of topwithlights:entity is "6 46 76 116";
----------------------------------------------- slew_mode, SGD, SSI
attribute pin numbers of topwithlights:entity is
"FRAMELED(0):2 " &
"LDbot:3 " &
"RESET:6 " &
"AUTORANGE:5 " &
"FRAMELED(1):7 " &
"FRAMELED(2):8 " &
"DARKGRIDLED(0):11 " &
"THRESHOLDLOG(0):12 " &
"INDEX(0):13 " &
"AVO(0):14 " &
"IRISMAN(0):15 " &
"CLOCK:19 " &
"CLA:22 " &
"DARKGRIDLED(1):23 " &
"DARKGRIDLED(2):24 " &
"DARKGRIDLED(3):25 " &
"BRIGHTGRIDLED(0):26 " &
"DARKGRIDLED(4):27 " &
"DARKGRIDLED(5):28 " &
"DARKGRIDLED(6):29 " &
"DARKGRIDLED(7):30 " &
"DARKGRIDLED(8):32 " &
"DARKGRIDLED(9):33 " &
"DARKGRIDLED(10):34 " &
"DARKGRIDLED(11):36 " &
"DARKGRIDLED(12):36 " &
"DARKGRIDLED(13):37 " &
"DARKGRIDLED(14):38 " &
"DARKGRIDLED(15):39 " &
"BRIGHTGRIDLED(1):42 " &
"BRIGHTGRIDLED(2):43 " &
"BRIGHTGRIDLED(3):44 " &
"BRIGHTGRIDLED(4):45 " &
"BRIGHTGRIDLED(5):47 " &
"BRIGHTGRIDLED(6):48 " &
"BRIGHTGRIDLED(7):49 " &
"BRIGHTGRIDLED(8):51 " &
"BRIGHTGRIDLED(9):52 " &
"BRIGHTGRIDLED(10):53 " &
"BRIGHTGRIDLED(11):54 " &
"BRIGHTGRIDLED(12):56 " &
"BRIGHTGRIDLED(13):56 " "
"BRIGHTGRIDLED(14):57 " "
"BRIGHTGRIDLED(15):58 " "
"THRESHOLD(0):59 " "
"IRISLED:63 " "
"THRESHOLD(1):64 " "
"AVG(1):65 " "
"AVG(2):66 " "
"IRISMAN(1):67 " "
"THRESHOLD(2):72 " "
"INDEX(1):79 " "
"AVG(3):74 " "
"IRISMAN(2):75 " "
"THRESHOLD(1):79 " "
"IRISLED(0):82 " "
"IRISLED(1):83 " "
"IRISLED(2):84 " "
"IRISLED(3):85 " "
"IRISLED(4):86 " "
"IRISLED(5):87 " "
"IRISLED(6):88 " "
"IRISLED(7):89 " "
"AVG(4):91 " "
"INDEX(2):92 " "
"IRISMAN(3):93 " "
"THRESHOLD(3):97 " "
"THRESHOLD(2):98 " "
"THRESHOLD(3):99 " "
"THRESHOLD(4):102 " "
"IRISMAN(4):104 " "
"AVG(5):105 " "
"INDEX(3):108 " "
"THRESHOLD(4):109 " "
"THRESHOLD(5):110 " "
"DIFFLED(0):112 " "
"DIFFLED(1):113 " "
"DIFFLED(2):115 " "
"DIFFLED(3):118 " "
"DIFFLED(4):119 " "
"DIFFLED(5):122 " "
"FRAMELED(3):123 " "
"DIFFLED(6):124 " "
"DIFFLED(7):126 " "
"FRAMELED(4):128 " "
"FRAMELED(5):127 " "
"FRAMELED(6):128 " "
"FRAMELED(7):129 " "
"THRESHOLD(5):131 " "
"THRESHOLD(6):132 " "
"THRESHOLD(7):133 " "
"AVG(6):134 " "
"IRISMAN(5):135 " "
"MODELED:136 " "
"THRESHOLD(7):143 " "
"THRESHOLD(7):144 " "
"LCALL:145 " "
"CLR:146 " "
"IRISMAN(6):147 " "
"INTERIC(0):149 " "
"INTERIC(1):150 " "
"MODELED:152 " "
"AUTOLED:153 " "
"AVG(7):154 " "
"IRISMAN(7):155 " "
"MANUAL:156 " "
"INTERIC(2):157 " "
"INTERIC(3):158 " "
"AUTORANGELED:159 ";

End topwithlights;

USE WORK.std_arith.ALL;
USE WORK.gridlightsgk.ALL;
USE WORK.topcomponentsgk.ALL;
USE WORK.lightsgk.ALL;

ARCHITECTURE behavior OF topwithlights IS

SUBTYPE v2 is std_logic_vector(1 downto 0);
SUBTYPE v4 is std_logic_vector(3 downto 0);
SUBTYPE v8 is std_logic_vector(2 downto 0);
SUBTYPE v8 is std_logic_vector(7 downto 0);
SUBTYPE v32 is std_logic_vector(31 downto 0);

SIGNAL modechoice: std_logic;
B.1. VHDL

```vhdl
SIGNAL irischoice: std_logic_vector(7 downto 0);
SIGNAL diff: std_logic_vector(7 downto 0);
SIGNAL frame: std_logic_vector(7 downto 0);
-- Attribute synthesis_off of frame: SIGNAL is TRUE;
-- Attribute synthesis_off of diff: SIGNAL is TRUE;
-- Attribute synthesis_off of irischoice: SIGNAL is TRUE;
SIGNAL greater: boolean;
SIGNAL lesser: boolean;
SIGNAL brightindex: v4;
SIGNAL darkindex: v4;
SIGNAL brightindexp: v4;
SIGNAL darkindexp: v4;
Attribute synthesis_off of greater: SIGNAL is TRUE;
Attribute synthesis_off of lesser: SIGNAL is TRUE;
SIGNAL internaldecision: std_logic;
SIGNAL nodeman: std_logic;
SIGNAL nodegen: std_logic;
SIGNAL resetnot: std_logic;
SIGNAL manualp: std_logic;
BEGIN

topcomponents0: topcomponents PORT MAP(
  clock=>clk,
  cles=>clk,
  reset=>resetnot,
  LDnot=>LDnot,
  CLB=>CLB,
  frameout=>frame,
  diffout=>diff,
  avg=>avg,
  LDall=>LDall,
  manual=>manualp,
  autorange=> autorangenot,
  threshold=>thresholdlog,
  thresholdp=>thresholdlin,
  irishot=>irishot,
  nodeman=>nodemannot,
  irisman=>irisman,
  nodechoice=>nodechoice,
  irischoice=>irischoice,
  greater=>greater,
  lesser=>lesser);

lights0: lights PORT MAP(
  clock=>clk,
  frame=>frame,
  diff=>diff,
  LDall=>LDall,
  manual=>manualp,
  autorange=> autorangenot,
  mode=>modechoice,
  iris=>irischoice,
  -- test
  startframetest=>interin(0),
  --
  modeled=>modeled,
  autoled=>autoled,
  autoranged=>autoranged,
  diffled=>diffled,
  framed=>framed,
  irised=>irised);

gridlights: gridlights PORT MAP(
  brightindex=>brightindex,
  darkindex=>darkindex,
  brightgrid=>brightgridled,
  darkgrid=>darkgridled);
resetnot <= not reset;
autorangenot <= not autorange;
nodemannot <= not nodeman when interin(0) = '1' else interin(2);
manualp <= manual when interin(0) = '1' else interin(1);

process begin
  WAIT UNTIL (clock = '1');
  IF LDnot = '1' THEN
    IF greater THEN
      brightindexp= index;
    END IF;
```
B.1.12 Output Signals - lights.vhd

Location:

`/homes/kfife/Imager1/Stereo/ALU/ALU/lights.vhd`
B.1. VHDL

--diffled(7) <= '1' when diffreg => "11110000" else '0';

diffle <= diffreg;

irised(0) <= '1' when irises => "00010000" else '0';
irised(1) <= '1' when irises => "00100000" else '0';
irised(2) <= '1' when irises => "01000000" else '0';
irised(3) <= '1' when irises => "01100000" else '0';
irised(4) <= '1' when irises => "10000000" else '0';
irised(5) <= '1' when irises => "10100000" else '0';
irised(6) <= '1' when irises => "11000000" else '0';
irised(7) <= '1' when irises => "11100000" else '0';

process begin
WAIT UNTIL (clock = '1');
IF (LDall = '1') THEN
flash <= flash + 1;
framediff <= diff;
END IF;
end process;

END behavior;

Library ieee;
Use ieee.std_logic_1164.all;
PACKAGE lights/pkg IS
COMPONENT lights_port IS
    clock: IN std_logic;  -- half clock
    frame: IN std_logic_vector(7 downto 0);
    diff: IN std_logic_vector(7 downto 0);
    LDall: IN std_logic;
    manual: IN std_logic;
    autorange: IN std_logic;
    node: IN std_logic;  -- manual mode input
    irises: IN std_logic_vector(7 downto 0);  -- test
    startframel: IN std_logic;
    ...
    auotled: BUFFER std_logic;
    modeled: OUT std_logic;
    autoranged: OUT std_logic;
    framedled: OUT std_logic_vector(7 downto 0);
    irised: OUT std_logic_vector(7 downto 0);
    diffled: OUT std_logic_vector(7 downto 0);
END COMPONENT;
END lights/pkg;

B.1.13 Next Level - topcomponents.vhd

Location:

/homes/kfife/Imager1/Stereo/ALU/topcomponents.vhd

Library ieee;
Use ieee.std_logic_1164.all;
Entity topcomponents IS PORT ( 
    clock: IN std_logic;  -- half clock
    clk: IN std_logic;  -- fast clock
    reset: IN std_logic;
    LDall: IN std_logic;
    CLB: IN std_logic;
    frameout: OUT std_logic_vector(7 downto 0);
    diffout: OUT std_logic_vector(7 downto 0);
    avg: IN std_logic_vector(7 downto 0);
    LDall: IN std_logic;
    manual: IN std_logic;
    autorange: IN std_logic;
    thresholding: IN std_logic_vector(7 downto 0);
    thresholdin: IN std_logic_vector(7 downto 0);
    irishit: OUT std_logic;
    node: IN std_logic;  -- manual mode input
    irises: IN std_logic_vector(7 downto 0);
    code: BUFFER std_logic;
    codechoice: BUFFER std_logic_vector;
    greater: BUFFER boolean;
    lesser: BUFFER boolean;
END topcomponents;

USE WORK.std_arith.ALL;
USE WORK.comparepkg.all;
USE WORK.dividerpkg.all;
USE WORK.sendiripkg.all;
USE WORK.irisgppkg.all;
USE WORK.modegppkg.all;

ARCHITECTURE behavior OF topcomponents IS

SUBTYPE v2 is std_logic_vector(1 downto 0);
SUBTYPE v4 is std_logic_vector(3 downto 0);
SUBTYPE v3 is std_logic_vector(2 downto 0);
SUBTYPE v8 is std_logic_vector(7 downto 0);
SUBTYPE v32 is std_logic_vector(31 downto 0);

SIGNAL iris: v8;
SIGNAL irissign: v8;
SIGNAL dar: std_logic;
SIGNAL iriso: std_logic;
SIGNAL irisauto: v8;
SIGNAL modenset: std_logic;
SIGNAL difflatched: v8;
SIGNAL toggle: std_logic;
SIGNAL Dalldelayed: std_logic;
SIGNAL framelayed: v8;

SIGNAL modeauto: std_logic;
SIGNAL irisbitprime: std_logic;

SIGNAL frame: v8;
SIGNAL diff: v8;
SIGNAL bright: v8;
Attribute synthesis_off of frame: SIGNAL is TRUE;
Attribute synthesis_off of diff: SIGNAL is TRUE;
Attribute synthesis_off of bright: SIGNAL is TRUE;

BEGIN

compare0: compare PORT MAP(
  clock=>clock,
  CLA=>CLA,
  LDset=>LDset,
  frame=>frame,
  diff=>diff,
  bright=>bright,
  avg=>avg,
  greater=>greater,
  lesser=>lesser);

frameout <= frame;
diffout <= diff;

divider0: divider PORT MAP(
  clk=>clock,
  a=>iris,
  b=>frame,
  start=>Dall,
  q=>irissign,
  qeq=>open,
  ------
  dav=>dav);

sendiris0: sendiris PORT MAP(
  clock=>clk,
  dar=>dav,
  --high when iris is valid
  iriso=>iriso);

irisg0: irisg PORT MAP(
  clock=>clk,
  --fast clock
  dav=>dar,
  --high when iris is valid
  iriso=>iriso);

modeg0: modeg PORT MAP(
  diff=>difflatched,
  frame=>framelayed,
  modenset=>modenset,
 .thresholdlog=>thresholdlog,
  thresholdlin=>thresholdlin,
  modenset=>modenset);

modechoice <= modeman when (autoen = '0') ELSE modenauto;
irischoice <= irisman when (manual = '1') ELSE irisauto;
irisauto <= not iris;

irisbit <= irisbitprime or reset;
process begin
WAIT UNTIL (clock = '1');
IF (Ldall = '1') THEN
LDalldelayed <= '1';
diffatched <= diff;
frameatched <= frame;
ELSE LDalldelayed <= '0';
END IF;
IF (LDalldelayed = '1') THEN
IF toggle = '1' THEN --can only change modes every other frame.
modeauto <= modeset;
toggle <= '0';
ELSE toggle <= '1';
END IF;
END IF;
end process;
process begin
WAIT UNTIL (clock = '1');
IF toggle = '0' THEN --can only change modes every other frame.
IF (dav = '1') THEN
iris <= iriensem;
END IF;
END IF;
end process;
END behavior;

Library ieee;
Use ieee.std_logic_1164.all;
PACKAGE topcomponentspkg IS
COMPONENT topcomponents PORT (  
  clock: IN std_logic; --half clock  
  clk: IN std_logic; --fast clock  
  reset: IN std_logic;
  LDall: IN std_logic;
  CLR: IN std_logic;
  frameout: OUT std_logic_vector(7 downto 0);
  diffout: OUT std_logic_vector(7 downto 0);
  avg: IN std_logic_vector(7 downto 0);
  LDall: IN std_logic;
  manual: IN std_logic;
  autorange: IN std_logic;
  thresholdlog: IN std_logic_vector(7 downto 0);
  thresholdlin: IN std_logic_vector(7 downto 0);
  irishit: OUT std_logic;
  nodeman: IN std_logic; --manual mode input
  irieman: IN std_logic_vector(7 downto 0);
  modechoice: BUFFER std_logic;
  irieman: BUFFER std_logic_vector;
  greater: BUFFER boolean;
  lesser: BUFFER boolean);
END COMPONENT;
END topcomponentspkg;

B.1.14 LED display for Dynamic Range - gridlights.vhd

Location:

/home/kfife/Imager1/Stereo/ALU/gridlights.vhd

Library ieee;
Use ieee.std_logic_1164.all;
Entity gridlights IS PORT (  
brightindex: IN std_logic_vector(3 downto 0); --first 2 bit are column, second 2 are rev.
darkindex: IN std_logic_vector(3 downto 0);
brightgrid: OUT std_logic_vector(15 downto 0); --0 to 15 starting in upper left corner.
darkgrid: OUT std_logic_vector(15 downto 0);
End gridlights;
USE WORK.std_arith.ALL;
ARCHITECTURE behavior OF gridlights IS
BEGIN
process(brightindex,darkindex)

variable brightplace: integer range 0 to 15;
variable darkplace: integer range 0 to 15;

begin

brightplace:= to_integer(brightindex);
darkplace:= to_integer(darkindex);

for i in 15 downto 0 loop
  if i = brightplace then
    brightgrid(i) <= '1';
  else
    brightgrid(i) <= '0';
  end if;
end loop;

for i in 15 downto 0 loop
  if i = darkplace then
    darkgrid(i) <= '1';
  else
    darkgrid(i) <= '0';
  end if;
end loop;

end process;
END behavior;

Library ieee;
Use ieee.std_logic_1164.all;
PACKAGE gridlightspkg IS
  COMPONENT gridlights PORT (
    brightindex: IN std_logic_vector(3 downto 0); --first 2 bit are column, second 2 are row.
    darkindex: IN std_logic_vector(3 downto 0);
    brightgrid: OUT std_logic_vector(15 downto 0); --0 to 15 starting in upper left corner.
    darkgrid: OUT std_logic_vector(15 downto 0);
  END COMPONENT;
END gridlightspkg;

B.1.15 Iris Generation - sendiris.vhd

Location:

/homes/kfife/Imager1/Stereo/ALU/sendiris.vhd

Library ieee;
Use ieee.std_logic_1164.all;
Entity sendiris IS PORT (;
  clock: IN std_logic; --fast clock
  dev: IN std_logic; --high when iris is valid
  irisg: OUT std_logic);
End sendiris;
USE WORK.std_arith.ALL;
ARCHITECTURE behavior OF sendiris IS
  TYPE states IS (waitfire,waitreset);  
  SIGNAL state: states;
BEGIN
PROCESS(clock)
BEGIN
IF clock'EVENT AND clock = '1' THEN
  CASE state IS
    WHEN waitfire => IF (dev = '1') THEN
      irisg <= '1';
      state <= waitreset;
    END IF;
    WHEN waitreset => IF (dev = '0') THEN
      state <= waitfire;
    END IF;
    WHEN OTHERS => null;
  END CASE;
END IF;
END PROCESS;
END behavior;
END CASE;

END PROCESS;

END behavior;

LIBRARY ieee;
USE ieee.std_logic_1164.all;
PACKAGE sendirispkg IS
COMPONENT sendiris IS PORT (
  clock: IN std_logic; --fast clock
dav: IN std_logic; --high when iris is valid
irisr: OUT std_logic);
END COMPONENT;
END sendirispkg;

B.1.16 Comparators - compare.vhd

Location:

/homes/kfife/Imager1/Stereo/ALU/compare.vhd

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY compare IS PORT (
  clock: IN std_logic; --half clock
CLR: IN std_logic;
Lbot: IN std_logic;
frame: OUT std_logic_vector(7 downto 0);
diff: OUT std_logic_vector(7 downto 0);
bright: BUFFER std_logic_vector(7 downto 0);
avg: IN std_logic_vector(7 downto 0);
greater: BUFFER Boolean;
lesser: BUFFER Boolean);

END compare;

USE WORK.std_arith.ALL;

ARCHITECTURE behavior OF compare IS

SUBTYPE v4 IS std_logic_vector(3 downto 0);
SUBTYPE v3 IS std_logic_vector(2 downto 0);

SIGNAL framev: std_logic_vector(12 downto 0);
SIGNAL addr: std_logic_vector(12 downto 0);

SUBTYPE v8 IS std_logic_vector(7 downto 0);

SIGNAL dark: v8;

BEGIN

----
addr <= avg + framev;
frame <= framev(11 downto 4) when (framev(12) = '0') else 'FF';
----

PROCESS(avg,CLR,bright)
BEGIN
  IF (avg > bright) OR CLR = '1' THEN
    greater <= TRUE;
  ELSE
    greater <= FALSE;
  END IF;
END PROCESS;

----
PROCESS(avg,CLR,dark)
BEGIN
  IF (avg < dark) OR (CLR = '1') THEN
    lesser <= TRUE;
  ELSE
    lesser <= FALSE;
  END IF;
END PROCESS;

----

diff <= (bright - dark);
APPENDIX B. AUTOMATIC BRIGHTNESS ADAPTATION DEMONSTRATION

---
---
Process
BEGIN
wait until clock = '1';
IF (LDbot = '1') THEN
  IF (CLR = '1') THEN
    frame0 <= "00000" & avg;
  ELSE
    frame0 <= adder;
  END IF;
  IF greater THEN
    bright <= avg;
  END IF;
  IF lesser THEN
    dark <= avg;
  END IF;
END IF;
END Process;
------

END behavior;

Library iiss;
Use iiss.std_logic_1164.all;
PACKAGE comparepkg IS
COMPONENT compare PORT (
  clock: IN std_logic;  -- half clock
  CLR: IN std_logic;
  LDbot: IN std_logic;
  frame: OUT std_logic_vector(7 downto 0);
  diff: OUT std_logic_vector(7 downto 0);
  bright: BUFFER std_logic_vector(7 downto 0);
  avg: IN std_logic_vector(7 downto 0);
  greater: BUFFER boolean;
  lesser: BUFFER boolean;
END COMPONENT;
END comparepkg;

-- compare0: compare PORT MAP(
  -- clock=>clock,
  -- CLR=>CLR,
  -- LDbot=>LDbot,
  -- frame=>frame,
  -- diff=>diff,
  -- avg=>avg,
  -- greater=>greater,
  -- lesser=>lesser);

B.1.17 Iris Generation - irisgen.vhd

Location:

/homes/kfife/Imager1/Stereo/ALU/irisgen.vhd

Library iiss;
Use iiss.std_logic_1164.all;
Entity irisgen IS PORT (  
clock: IN std_logic;  -- reset active high
start: IN std_logic;
mode: IN std_logic;
iris: IN std_logic_vector(7 downto 0);
irishit: OUT std_logic);
END irisgen;

USE WORK.std_arith.ALL;

ARCHITECTURE behavior OF irisgen IS
  SIGNAL count: std_logic_vector(2 downto 0);
  TYPE states IS (idle, high, hit, nodestate);
  SIGNAL state: states;
BEGIN
B.1. VHDL

PROCESS (clock, count, start)
variable order: integer range 0 to 7;
begin

IF clock'EVENT AND clock = '1' THEN
    order := to_integer(not count); --send mb first

    CASE state IS
        WHEN idle =>
            IF start = '1' THEN
                state <= high;
                irisbit <= '1';
            ELSE state <= idle;
                count <= "000";
                irisbit <= '0';
            END IF;

        WHEN high =>
            state <= bits;
            irisbit <= '0';

        WHEN bits =>
            if bits <= iris(order);
                count <= count + 1;
                IF (count = "111") THEN
                    state <= modestate;
                ELSE
                    state <= bits;
                END IF;

            WHEN modestate =>
                irisbit <= mode;
                state <= idle;

            WHEN OTHERS =>
                state <= idle;
        END CASE;

    END IF;
END PROCESS;

END behavior;

Library ieee;
Use ieee.std_logic_1164.all;
PACKAGE irigenpkg IS
    COMPONENT irigen PORT (    
        clock: IN std_logic; --reset clock 
        start: IN std_logic; --reset active high 
        mode: IN std_logic; 
        iris: IN std_logic_vector(7 downto 0); 
        irisbit: OUT std_logic); 
END COMPONENT;
END irigenpkg;

B.1.18 Subtraction - sub.vhd

Location:

/homes/kfife/Imager1/Stereo/ALU/sub.vhd

Library ieee;
Use ieee.std_logic_1164.all;

ENTITY sub IS PORT (    
    A: IN std_logic_vector(8 downto 0);
    B: IN std_logic_vector(7 downto 0);
    co: OUT std_logic;
    result: OUT std_logic_vector(7 downto 0));

END sub;

ARCHITECTURE behavior OF sub IS
BEGIN
    USE WORK.arith.ALL; --found in arith library as mod_gen.vhd 
    --to_integer(a) and to_std_logic_vector(a.size)

    SIGNAL r: std_logic_vector(8 downto 0);

    BEGIN
        r <= A - ("0" & B);
result <= R(? downto 0);
c0 <= R(0);
-- END behavior;

Library ieee;
Use ieee.std_logic_1164.all;
PACKAGE subpkg IS
  COMPONENT sub PORT (  
    A: IN std_logic_vector(0 downto 0);
    B: IN std_logic_vector(7 downto 0);
    c0: OUT std_logic;
    result: OUT std_logic_vector(7 downto 0));
  END COMPONENT;
END subpkg;

B.1.19 Mode Generation - modegen.vhd

Location:

/homes/kfife/Imager1/Stereo/ALU/modegen.vhd

Library ieee;
Use ieee.std_logic_1164.all;
USE WORK.numeric_std.all;

Entity modegen IS PORT (  
  A: IN std_logic_vector(0 downto 0);
  B: IN std_logic_vector(7 downto 0);
  c0: IN std_logic;
  thresholding: IN std_logic_vector(7 downto 0);
  thresholdlin: IN std_logic_vector(7 downto 0);
  modenext: OUT std_logic);
End modegen;

USE WORK.std_arith.ALL; --found in warp library as mod_gen.vhd  
--to_integer(a) and to_std_logic_vector(a, ssize)

ARCHITECTURE behavior OF modegen IS
signal logmode: boolean;
BEGIN
logmode <= modenext = '1';

process(diff,thresholding,thresholdlin,modenext,logmode) begin
  IF logmode THEN
    IF (diff < thresholding) then modenext <= '0'; END IF;
    ELSIF (diff > thresholdlin) then modenext <= '1';
  END IF;
  --END IF;
end process;
END behavior;

Library ieee;
Use ieee.std_logic_1164.all;
PACKAGE modegenpkg IS
  COMPONENT modegen PORT (  
    A: IN std_logic_vector(0 downto 0);
    B: IN std_logic_vector(7 downto 0);
    c0: IN std_logic;
    thresholding: IN std_logic_vector(7 downto 0);
    thresholdlin: IN std_logic_vector(7 downto 0);
    modenext: OUT std_logic);
  END COMPONENT;
END modegenpkg;
B.1.20 Division - divider.vhd

Location:

/homes/kife/Imager1/Stereo/ALU/divider.vhd

---Divides a by b and multiplies result by 128. q ranges between x00 and xFF. Satuates and cutoff.
library ieee;
use ieee.std_logic_1164.all;
use work.std_arith.all;
use work.subpkg.all;

entity divider is port ( 
    clk: in std_logic;
    a: in std_logic_vector(7 downto 0); --a is dividend
    b: in std_logic_vector(7 downto 0); --b is dividend
    start: in std_logic; --high for one clock to indicate start
    q: buffer std_logic_vector(7 downto 0); --q is quotient,
    testq: buffer std_logic_vector(7 downto 0); --q is quotient,
    d: in std_logic; --d is low until division is done
end divider;

architecture behavior of divider is

signal temp: std_logic_vector(7 downto 0); --loads a and shifts out MSB at each cycle
signal r: std_logic_vector(7 downto 0); --remainder
signal result: std_logic_vector(7 downto 0); --result of subtraction
signal co: std_logic; --carry out
signal count: std_logic_vector(3 downto 0); --determines when 15 cycles have passed
signal AA: std_logic_vector(8 downto 0); --argument for subtraction

begin
process(clk)
begin
if rising_edge(clk) then
if start = '1' then
    d <= '0';
    q <= (others => '0');
    count <= (others => '0');
    r <= (others => '0'); -- set the remainder to 0 to start
    temp <= a; -- set temp to be the dividend
elsif d = '0' then
    temp <= temp(6 downto 0) & '0'; -- shift out the next bit of dividend
    if (co = '1') then
        q <= q(6 downto 0) & '0'; -- this bit of the quotient is 0
        r <= r(6 downto 0) & temp(7); -- set the remainder
    else
        q <= q(6 downto 0) & '1'; -- this bit of the quotient is 1
        r <= result; -- set new remainder
    end if;
if q(7) = '1' then
    q <= (others => '1');
    d <= '1';
elsif (count = "1110") then
    get 8 bits and shift 7 for mult by 128
if "00001000" > q(6 downto 0) then q <= "00011011" end if; --this is the lowest we want iris to go
day <= '1';
end if;
end if;
n <= count + 1;
end if;
end if;
end if;
end process;

AA <= r(7 downto 0) & temp(7);
-----------subraction-------------
sub: sub port map(
    A=>AA, -- 9 bits wide; necessary for certain inputs
    B=>b, -- 8 bits wide,
    co=>co, -- carry out used to determine whether to load result or shift previous EE
    result=>result); -- 8 bits wide;

-----------------------------
testq <= "01111111";
end behavior;

Library ieee;
Use ieee.std_logic_1164.all;
PACKAGE dividerpkg IS
B.1.21 Top Level - monitordigital.vhd

Location:

/homes/kfife/Imager1/Stereo/DATAPATH/monitordigital.vhd

Library ieee;
Use ieee.std_logic_1164.all;

Entity monitor IS PORT (  
  clk,clock,reset:IN std_logic; --reset is not assigned  
clockout: BUFFER std_logic; --feed to RGB and to clock  
WE,OE: OUT std_logic;  
addr: BUFFER std_logic_vector(15 downto 0);  
DD:  INOUT std_logic_vector(7 downto 0);  
WE,OE,db: OUT std_logic;  
addr,dd: BUFFER std_logic_vector(15 downto 0);  
pidout: BUFFER std_logic_vector(7 downto 0);  
decclk: BUFFER std_logic;  
hsync,blank: BUFFER std_logic;  
blank: OUT std_logic; --output for dac blank  
outs,datcall: IN std_logic;  
--interface to pc  
digisens: IN std_logic;  
out0: OUT std_logic; --vertical sync  
BLCLK: OUT std_logic; --25mhz  
WM: OUT std_logic; --active low  
im0: IN std_logic;  
im1: IN std_logic;  
im2: IN std_logic;  
im3: IN std_logic;  
pclk: IN std_logic;  
--  
interconnect: OUT std_logic_vector(3 downto 0)); --for other cpuids

attribute pin,avoid of monitor:entity is "6 46 76 116";
------------------------------------------------------------------------------

attribute pin,numbers of monitor:entity is  
"CLOCKOUT:2 " &  
"ADDR(0):11 " &  
"INTERCONNECT(0):12 " &  
"INTERCONNECT(1):13 " &  
"ADDRB(0):14 " &  
"WM:16 " &  
"INTERCONNECT(2):17 " &  
"DATACALL:19 " &  
"CLOCK 22 " &  
"BLCLK:23 " &  
"TM0:24 " &  
"ADDR(1):32 " &  
"ADDR(2):33 " &  
"ADDR(1):34 " &  
"ADDRB(2):35 " &  
"ADDRB(3):36 " &  
"ADDRB(3):37 " &  
"ADDRB(4):38 " &  
"HSYNC:42 " &  
"BLANK:49 " &  
"ADDRB(5):51 " &  
"ADDRB(6):52 " &  
"ADDRB(8):53 " &
"ADDRB(0):64 " &
"ADDRB(7):65 " &
"ADDRB(7):66 " &
"ADDRB(8):57 " &
"ADDRB(8):58 " &
"OUTA:59 " &
"TIN(0):63 " &
"INH(1):64 " &
"WEB:65 " &
"ADDRB(9):66 " &
"ADDRB(10):67 " &
"ADDRB(11):68 " &
"ADDRB(12):69 " &
"IO(2):70 " &
"PIXOUT(0):72 " &
"PIXOUT(1):73 " &
"PIXOUT(2):74 " &
"PIXOUT(3):75 " &
"OEH:77 " &
"OEH:78 " &
"DACCLK:79 " &
"INH:83 " &
"SIGNAL:83 " &
"IN(3):89 " &
"IN(4):90 " &
"PCICLK:95 " &
"SIGNAL:95 " &
"IN(5):98 " &
"CE:99 " &
"CLA:102 " &
"IN(6):103 " &
"IN(7):104 " &
"IO(1):112 " &
"IO(2):113 " &
"IO(3):114 " &
"IO(4):115 " &
"ADDRB(11):122 " &
"ADDRB(12):123 " &
"IO(5):124 " &
"IO(6):125 " &
"IO(7):126 " &
"IO(8):127 " &
"IO(9):128 " &
"IO(10):129 " &
"PIXOUT(4):131 " &
"PIXOUT(5):135 " &
"PIXOUT(6):136 " &
"PIXOUT(7):138 " &
"ADDRB(12):143 " &
"ADDRB(13):144 " &
"ADDRB(14):145 " &
"ADDRB(15):146 " &
"ADDRB(16):147 " &
"ADDRB(17):148 " &
"ADDRB(18):149 " &
"ADDRB(19):150 " &
"OUTD:152 " &
"INTERCONNECT(3):154 " &
"blank:155 ";

End monitor;

Use work.inopkg.all;
Use work.network2parallelep.d.all;
Use work.samplepkg.all;
Use work.mtsopkg.all;
Use work.flipflopchpkg.all;
Use work.startlatchpkg.all;

ARCHITECTURE behavioral OF monitor IS

SIGNAL flip: std_logic;
SIGNAL start: std_logic;
SIGNAL datain: std_logic_vector(31 downto 0);
SIGNAL chip: std_logic_vector(31 downto 0);
SIGNAL dav: std_logic;
SIGNAL radv: std_logic;
SIGNAL pix: std_logic;
SIGNAL startf: std_logic;
SIGNAL startt: std_logic;
SIGNAL done: std_logic;
SIGNAL startreset: std_logic;
SIGNAL one: std_logic := '1';
SIGNAL low: std_logic := '0';
SIGNAL samplepixel: boolean;
SIGNAL vertsync: std_logic;
BEGIN

```
serial2parallel10: serial2parallel1 PORT MAP(
    clk=>clk,
    start=>start,
    data=>datain,
    output=>outn,
    dev=>dev,
    rdev=>rdev,
    datacall=>datacall));

sample0: sample PORT MAP(
    clock=>clock,
    dev=>dev,
    rdev=>rdev,
    samplerow=>pix,
    datain=>datain,
    datout=>chip);

fliplatch0: fliplatch PORT MAP(
    clock=>clock,
    startreset=>startreset,
    flip=>flip);

startlatch0: startlatch PORT MAP(
    clock=>clock,
    start=>start,
    done=>done,
    startreset=>startreset);

ino: ino PORT MAP(
    clock=>clock,
    done=>done,
    WE=>WE,
    OR=>OE,
    addr=>addr,
    chip=>chip,
    IO=>IO,
    pix=>pix,
    start=>startreset,
    startf=>startf,
    startr=>startr,
    WE1=>WE1,
    OR1=>OE1,
    addr1=>addrb,
    IO1=>IO1,
    pixout=>pixout,
    dacclk=>dacclk,
    --
    samplepixel=samplepixel, --boolean
    vertsync=vertpmg, --std_logic
    --
    flip=>flip);

mtac0: mtac PORT MAP(
    clock=>clock,
    startreset=>startreset,
    hsync=>hsync,
    hblank=>hblank,
    startr=>startr,
    startf=>startf);

--the pixout is wired to the header
--pclk and digitalen are not driven;
out0=vertpmg;
BOXCLK=dacclk;

When <= 'O' when samplepixel and (flip = '1' or in3 = '1') else '1';
--
interconnect <= in3 & in2 & in1 & in0;

process begin
WAIT UNTIL clk = '1';

--divides the clk by 2.
end process;
blank <= not hblank; --for the dac blanking

END behavioral;
```
Library ieee;
Use ieee.std_logic_1164.all;
Entity serial2parallel IS PORT (  
clk: IN std_logic; --clk on board receiving end
start: BUFFER std_logic; --start signal for the start of frame
data: BUFFER std_logic_vector(31 downto 0); --bit input from imager
outs: IN std_logic; --bit input from frame
dav: OUT std_logic; --bo flag is ready
rdav: IN std_logic; --bo flag is ready
datacall: IN std_logic; --clock for out start signal embeded
End serial2parallel;
End;
Use WORK.std_arith.ALL;
ARCHITECTURE datapath OF serial2parallel IS
SIGNAL count: std_logic_vector(4 downto 0); --clocked with datacall
SIGNAL cckcount: std_logic_vector(2 downto 0); --counter for check for deadlock in datacall
SIGNAL check: std_logic_vector(4 downto 0); --used to sample count value
SIGNAL previouscheck: std_logic_vector(4 downto 0); --used to sample check value
SIGNAL breakcondition: boolean;
SIGNAL idlecondition: boolean;
SIGNAL normalcondition: boolean;
SIGNAL resetcount: std_logic;
TYPE states IS (normal,break,waitsample,idle);
SIGNAL state : states;
BEGIN
----------------serial to parallel conversion----------------
PROCESS(datacall,rdav,resetcount,start)
begin
IF rdav = '1' THEN
  dav <= '0';
ELSIF (resetcount = '1' or start = '1') THEN
  count <= (others => '0');
ELSIF datacall EVENT AND datacall = '1' THEN
  data <= data(30 downto 0) & outs;
  count <= count + 1;
  IF (count = "11111") THEN
    dav <= '1';
  END IF;
END IF;
END PROCESS;

------------------------
--decoding the start frame signal---------------
--The process samples the count value with check. Check is sampled by previouscheck. 
--By comparing the two values, the process determines when there is a break in the 
--datacall clock. It then looks for the start signal by probing check and previouscheck 
--during a 4 period clock sequence. If found, the start signal is fired. Otherwise the 
--process resumes normal behavior.
breakcondition <= (cckcount = "011") and (previouscheck = check);
idlecondition <= (cckcount = "111") and (previouscheck = check);
normalcondition <= (check(0) = '1');
BEGIN
--process(clk)
begin
 IF rising_edge(clk) THEN
  check <= count;
  previouscheck <= check;
  IF (previouscheck = check) THEN
   cckcount <= cckcount + 1;
  ELSE
   cckcount <= (others => '0');
  END IF;
 END IF;
END;
CASE state IS
  WHEN normal => start <= '0';
  resetcount <= '0';
  IF breakcondition THEN
    state <= break;
  END IF;
  WHEN break =>
    IF idlecondition THEN
      resetcount <= '1';
      state <= waitsample;
    ELSIF (previouscheck /= check) THEN
      start <= '1';
      state <= waitsample;
    END IF;
  WHEN waitsample => resetcount <= '0';
  WHEN idle =>
    IF normalcondition THEN
      start <= '0';
      state <= idle;
    END IF;
  WHEN others => state <= normal;
END CASE;
end process;

END datapath;

Library iees;
Use ieee.std_logic_1164.all;
PACKAGE serial2parallel_pkg IS
COMPONENT serial2parallel PORT ( 
  clk: IN std_logic; -- clk on board receiving end
  start: BUFFER std_logic; -- start signal for the start of frame
  data: BUFFER std_logic_vector(31 downto 0); -- bit input from imager
  datav: IN std_logic;
  -- indication of when data is ready
  rdy: IN std_logic; -- reset data asynchronously
  rdyv: IN std_logic; -- clock for rdy start signal embedded
END COMPONENT;
END serial2parallel_pkg;

B.1.23 Format Converter - inout.vhd
Location:

/libraries/kfife/Imager1/Stereo/DATAPATH/inout.vhd

Library iees;
Use ieee.std_logic_1164.all;

Entity inout IS PORT ( 
  clock: IN std_logic;
  done: OUT std_logic;
  WEO: OUT std_logic;
  addr: BUFFER std_logic_vector(15 downto 0);
  I: IN std_logic_vector(31 downto 0);
  pix, start: IN std_logic; -- start indicates beginning of frame
  -- pix indicates when a set of 32 bits from the imager are ready
  start, startv: IN std_logic; -- startv causes pixels to be output at beginning of frame
  WEO, WE: OUT std_logic;
  -- starf causes pixels to be output at beginning of row
  addr: BUFFER std_logic_vector(15 downto 0);
  IO: IN std_logic_vector(7 downto 0);
  pixout: BUFFER std_logic_vector(7 downto 0);
  dacclk: BUFFER std_logic;
  samplepix: OUT boolean;
  vartest: OUT std_logic;
  flip: IN std_logic; -- flip switches SRAM parameters. ie: addr, WEO, IO
END inout;

USE WORK.std_arith.ALL;

ARCHITECTURE feminO OF inout IS
TYPE states IS (idle, doread, dowrite);
SIGNAL state : states;

SUBTYPE v17 IS std_logic_vector(16 downto 0);
SUBTYPE v8 IS std_logic_vector(7 downto 0);
SUBTYPE v2 IS std_logic_vector(1 downto 0);
SUBTYPE v8 IS std_logic_vector(16 downto 0);

SIGNAL row_prime_part_n_inc_pac : v17;
alias pac : v3 is row_prime_part_n_inc_pac(2 downto 0);
alias inc : v2 is row_prime_part_n_inc_pac(4 downto 3);
alias n : std_logic is row_prime_part_n_inc_pac(5);
alias part : v2 is row_prime_part_n_inc_pac(7 downto 6);
alias prime : std_logic is row_prime_part_n_inc_pac(8);
alias row : v8 IS row_prime_part_n_inc_pac(16 downto 0);

SIGNAL buf : std_logic_vector(3 downto 0);

TYPE states1 IS (rouwait, doro);
SIGNAL state1 : states1;

SIGNAL count8 : std_logic_vector(17 downto 0);
alias row1 : std_logic_vector(7 downto 0) is count8(17 downto 10);
alias pac1 : std_logic_vector(2 downto 0) is count8(9 downto 7);
alias x : std_logic is count8(6);
alias incl : std_logic_vector(1 downto 0) is count8(5 downto 4);
alias prime1 : std_logic is count8(3);
alias y : std_logic is count8(2);
alias part1 : std_logic_vector(1 downto 0) is count8(1 downto 0);

SIGNAL startflag : std_logic;
SIGNAL top : integer range 4 to 7;
SIGNAL pizl : std_logic_vector(7 downto 0);

SIGNAL lastsample : boolean;
SIGNAL firstsample : std_logic;
SIGNAL firstprime : boolean;
SIGNAL donestate : boolean;
SIGNAL samplelesai : boolean;

------startemachne for input formatting----------
BEGIN
PROCESS (clock, pix, inc, n, part, prime, row, start)
BEGIN
IF (start = '1') THEN
  state <= idle;
  row_prime_part_n_inc_pac <= (others => '0');
ELSIF clock'EVENT and clock = '1' THEN
  CASE state IS
  WHEN idle =>
    WHEN done <='0' THEN
      IF (pix = '1') THEN
        state <= doread;
        END IF;
      WHEN doread => state <= dowrite;
      WHEN dowrite =>
        IF (pac = "111") THEN
         state <= idle;
        done <= '1';
        ELSE
         state <= doread;
        END IF;
        row_prime_part_n_inc_pac <= row_prime_part_n_inc_pac + 1;
      WHEN others => state <= idle;
  END CASE;
END IF;
END PROCESS;

c------controlling WE and GE------------------
BEGIN
  if flip = '0' then
    if (state = dowrite) then
      WE <= '0';
    else
      WE <= '1';
    end if;
  if (state = doread) then
    GE <= '0';
  else
    GE <= '1';
  end if;
END
if (state1 = dorow) then  ---from read process
  QE1 <= '0';
else
  QE1 <= '1';
end if;
end if;

else
if (state = doread) then
  WE1 <= '0';
else
  WE1 <= '1';
end if;
endif;

if (state = dorow) then
  OE <= '0';
else
  OE <= '1';
end if;
end if;

-----------controlling ID ports---------------------

PROCESS (state,clock,buff,10,IOD,flip)
BEGIN
IF clock'EVENT AND clock = '1' THEN
  if flip = '0' then
    IF (state = doread) THEN -- read out of SRAM and put the value in buff
      buff <= I0(3 downto 0);
      END IF;
    ELSE
      IF (state = doread) THEN -- read out of SRAM1 and put the value in buff
        buff <= I01(3 downto 0);
        END IF;
    end if;
  end if;
END IF;
END PROCESS;

PROCESS (state,buff,chip,flip,clock, pac)
variable index0: integer range 0 to 31;
variable index1: integer range 0 to 31;
variable index2: integer range 0 to 31;
variable index3: integer range 0 to 31;
BEGIN
  index0 := to_integer(pac) = 4;
  index1 := to_integer(pac) = 4 + 1;
  index2 := to_integer(pac) = 4 + 2;
  index3 := to_integer(pac) = 4 + 3;
  if flip = '0' then
    I01 <= "ZEEEEEZ";  --allows I01 to be used as an input during this time
    IF (state = doread) THEN --read out of SRAM and put the value in buff
      ID <= buff & chip(index0) & chip(index1) & chip(index2) & chip(index3);
    ELSE
      --in buff and write to SRAM
      ID <= "ZEEEEEZ";
    END IF;
  else
    ID <= "ZEEEEEZ";
    IF (state = doread) THEN --read out of SRAM and put the value in buff
      I01 <= buff & chip(index0) & chip(index1) & chip(index2) & chip(index3);
    ELSE
      --in buff and write to SRAM
      I01 <= "ZEEEEEZ";
    END IF;
  end if;
END PROCESS;

--------------------- RASTER --- OUTPUT ---------------------
PROCESS (clock,state, startf, I01, pixel, startr, flip)

VARIABLE bot: integer range 0 to 3;= top - 4;
BEGIN
IF (startf = '1') THEN
  firstprime <= true;
  state1 <= rrowait;
count10 <= (others => '0');
ELSIF clock'EVENT AND clock = '1' THEN
  CASE state1 IS
    WHEN dorow =>
      if flip = '0' then
        CASE part1 IS
          WHEN "00" => pixel(7 downto 0) <= IDI(top) & IDI(bot);
          WHEN "01" => pixel(5 downto 4) <= IDI(top) & IDI(bot);
          WHEN "10" => pixel(3 downto 2) <= IDI(top) & IDI(bot);
          WHEN "11" => pixel(1 downto 0) <= IDI(top) & IDI(bot);
          WHEN OTHERS => pixel <= pixel;
        END CASE;
      else
        CASE part1 IS
          WHEN "00" => pixel(7 downto 0) <= IDI(top) & IDI(bot);
          WHEN "01" => pixel(5 downto 4) <= IDI(top) & IDI(bot);
          WHEN "10" => pixel(3 downto 2) <= IDI(top) & IDI(bot);
          WHEN "11" => pixel(1 downto 0) <= IDI(top) & IDI(bot);
          WHEN OTHERS => pixel <= pixel;
        END CASE;
      end if;
    WHEN "00" => pixout <= pixel;
    WHEN "01" => pixout <= pixel;
    WHEN "10" => pixout <= pixel;
    WHEN "11" => pixout <= pixel;
    WHEN OTHERS => pixout <= pixel;
  END CASE;
  IF (count18(9 downto 0) = "111111111") THEN
    state1 <= rowwait;
  ELSE
    state1 <= dorow;
  END IF;
  count18 <= count18 + 1;
END IF;
END PROCESS;
top <= 7 - to_int欹r(x & y);
dacclk <= not clock; -- or just clock;
------------------------output addressing------------------------
process(flip,row,prime,part,pc1,inc,row1,prime1,part1,pc1,inc1) begin
if flip = '0' then
  addr <= row & prime & part & pac & inc;
elsif addr <= row & prime & part & pac & inc;
else(addr <= row & prime & part & pac & inc;
end process(flip,row,prime,part,pc1,inc,row1,prime1,part1,pc1,inc1);
end if;
end process;

-----------------------------------------------
samplepixel <= samplepixelp;
END femino;

Library ieee;
Use ieee.std_logic_1164.all;
PACKAGE imopkg IS
COMPONENT imo PORT ( 
  clock: IN std_logic;
  done: OUT std_logic;
  WR,OE: OUT std_logic;
  addr: BUFFER std_logic_vector(15 downto 0);
  chip: IN std_logic_vector(31 downto 0);
  ID: INPUT std_logic_vector(7 downto 0);
  pix,start: IN std_logic; --start indicates beginning of frame
  --pix indicates when a set of 32 bits from the imager are ready
  startf,startr: IN std_logic; --startf ceases pixels to be output at beginning of frame
  WEI,OE1: OUT std_logic; --starfr cause pixels to be output at beginning of row
  addr1: BUFFER std_logic_vector(15 downto 0);
  ID1: INPUT std_logic_vector(7 downto 0);
  pixout: BUFFER std_logic_vector(7 downto 0);
  dacc1k: BUFFER std_logic;
  samplepixel: OUT boolean;
  vertsync: OUT std_logic;
  flip: IN std_logic; --flip switches SRAM parameters. ia- addr,WE,OE,IO
END COMPONENT;
END imopkg;

B.1.24 Synchronous Sample - sample.vhd

Location:

/homes/kfife/Imager1/Stereo/DATAPATH/sample.vhd

Library ieee;
Use ieee.std_logic_1164.all;
Entity sample IS PORT ( 
  clock: IN std_logic;
  dsv: IN std_logic;
  rdsv: BUFFER std_logic;
  samplenow: OUT std_logic;
  datain: IN std_logic_vector(31 downto 0);
  dataout: OUT std_logic_vector(31 downto 0));
End sample;

USE WORK.std_arith.ALL;
ARCHITECTURE behavior OF sample IS
signal data: std_logic_vector(31 downto 0);
BEGIN
process begin
WAIT UNTIL (clock = '1');
IF dsv = '1' THEN
  rdsv <= '1';
ELSE
  rdsv <= '0';
END IF;
end process;
PROCESS(clock,dsv,datain)
BEGIN
IF clock'EVENT AND clock = '1' THEN
  IF rdsv = '1' THEN
    data <= datain;
    samplenow <= '1';
  ELSE
    samplenow <= '0';
  END IF;
END IF;
end process;
BEGIN
PROCESS(clock,dsv,datain)
BEGIN
IF clock'EVENT AND clock = '1' THEN
END IF;

END PROCESS;

dataout <=
data(0) & data(4) & data(8) & data(12) &
data(16) & data(20) & data(24) & data(28) &
data(1) & data(5) & data(9) & data(13) &
data(17) & data(21) & data(25) & data(29) &
data(2) & data(6) & data(10) & data(14) &
data(18) & data(22) & data(26) & data(30) &
data(3) & data(7) & data(11) & data(15) &
data(19) & data(23) & data(27) & data(31);

END behavior;

Library ieee;
Use ieee.std_logic_1164.all;
PACKAGE samplepkg IS
COMPONENT sample PORT ( 
    clock: IN std_logic;
    dev: IN std_logic;
    rdev: BUFFER std_logic;
    samples: OUT std_logic;
    datein: IN std_logic_vector(31 downto 0);
    dateout: OUT std_logic_vector(31 downto 0));
END COMPONENT;
END samplepkg;

B.1.25 NTSC Encoder - ntsc.vhd

Location:

/home/kfife/Imager1/Stero/DATAPATH/ntsce.vhd

Library ieee;
Use ieee.std_logic_1164.all;
Entity ntsce IS PORT ( 
    clock: IN std_logic; --reset active low
    startreset: IN std_logic;
    sync,blank: BUFFER std_logic;
    start,startf: OUT std_logic);
End ntsce;

USE WORK.std_arith.ALL;

ARCHITECTURE fmcntsc OF ntsce IS
    TYPE states IS (visible,EQ1,ser,EQ2,blank);
    SIGNAL state : states;
    SIGNAL count: integer range 0 to 1599;
    SIGNAL line: integer range 0 to 255;

    CONSTANT fps: integer:= 192; --front porch
    CONSTANT bp: integer:= 256; --back porch
    CONSTANT sync: integer:= 128; --sync width
    CONSTANT serv: integer:= 112; --serration
    CONSTANT sw: integer:= 64; --equalization
    CONSTANT visible_lines: integer:= 242;
    CONSTANT rowclk: integer := 1600;

    constant serl: integer:= rowclk/2 - serv;
    constant halfrow: integer:= rowclk/2;
    constant e2:integer:= halfrow + sw;
    constant ser12:integer:= rowclk - serv;
    constant b:integer:= sync * bp;
    constant fp: integer:= rowclk - fps;
    constant start_read: integer:= bp - 6;

    SIGNAL visible_region: boolean;
    SIGNAL eq_region: boolean;
    SIGNAL ser_region: boolean;
    SIGNAL blank_region: boolean;

BEGIN

    visible_region <= state = visible;
eq_region := state = EQ1 or state = EQ2;
sr_region := state = srr;
blank_region := state = blank;

PROCESS (clock,count,startreset,state)

BEGIN

IF clock'EVENT AND clock = '1' THEN

--Eq and Ssr pulses
IF ((line = 265) AND (count = 1599)) or (startreset = '1') THEN
  count <= 0;
  line <= 0;
  state <= visible;
ELSEIF (count = 1599) THEN
  count <= 0;
  line <= line + 1;
ELSE count <= count + 1;
END IF;

CASE state IS
  WHEN visible ⇒ IF line = (visible_lines) THEN
    state <= EQ1;
  END IF;
  WHEN EQ1 ⇒ IF line = (visible_lines + 3) THEN
    state <= srr;
  END IF;
  WHEN srr ⇒ IF line = (visible_lines + 6) THEN
    state <= EQ2;
  END IF;
  WHEN EQ2 ⇒ IF line = (visible_lines + 9) THEN
    state <= blank;
  END IF;
  WHEN blank ⇒ IF line = 0 THEN
    state <= visible;
  END IF;
  WHEN OTHERS ⇒ state <= state;
END CASE;

CASE count IS
  WHEN 0 ⇒
    sync <= '0'; --start sync pulse
  WHEN syncu ⇒ IF visible_region OR blank_region THEN
    sync <= '1'; --end sync pulse
  END IF;
  WHEN sv ⇒ IF eq_region THEN
    sync <= '1'; --eq width
  END IF;
  WHEN sv2 ⇒ IF eq_region THEN
    sync <= '1'; --eq width
  END IF;
  WHEN halfrow ⇒ IF eq_region OR srr_region THEN
    sync <= '0';
  END IF;
  WHEN serl ⇒ IF srr_region THEN
    sync <= '0';
  END IF;
  WHEN serl2 ⇒ IF srr_region THEN
    sync <= '1';
  END IF;
  WHEN OTHERS ⇒ sync <= sync;
END CASE;

CASE count IS
  WHEN bp_blank ⇒ IF visible_region THEN
    blank <= '1'; --active video after back porch
  ELSE blank <= '0';
  END IF;
  WHEN fp_blank ⇒ blank <= '0'; --front porch start
  WHEN OTHERS ⇒ blank <= blank;
END CASE;

IF (count = start_read) THEN
  startr <= '1';
ELSE startr <= '0';
END IF;

IF (count = start_read - 4) and (line = 0) THEN
```vhdl
startc <= '1'; else startc <= '0';
end if;
end process;
end fsmtec;
library ieee;
use ieee.std_logic_1164.all;
package nstepkg is
component ntec is
    port (
        clock: in std_logic; -- reset active low
        startreset: in std_logic;
        bncr,blank: BUFFER std_logic;
        start,statf: out std_logic);
end component;
end nstepkg;

b.1.26 generate flip signal - flip.vhd

location:

/home/kfife/Imager1/Stereo/DATAPATH/flip.vhd

library ieee;
use ieee.std_logic_1164.all;
entity fliplatch is port (
    clock: in std_logic;
    startreset: in std_logic;
    flip: buffer std_logic);
end fliplatch;

use work.std_arith.all;
architecture behavior of fliplatch is
begin
process(clock)
begin
if clock'event and clock = '1' then
    if startreset = '1' then
        flip <= not flip;
    end if;
end if;
end process;
end behavior;

library ieee;
use ieee.std_logic_1164.all;
package fliplatchpkg is
component fliplatch is
    port (
        clock: in std_logic;
        startreset: in std_logic;
        flip: buffer std_logic);
end component;
end fliplatchpkg;

b.1.27 start of frame - startlatch.vhd

location:

/home/kfife/Imager1/Stereo/DATAPATH/startlatch.vhd
Library ieee;
Use ieee.std_logic_1164.all;
Entity startlatch IS PORT (  
clock: IN std_logic;
start: IN std_logic;
done: IN std_logic;
startreset: BUFFER std_logic);
End startlatch;
USE WORK.std_arith.ALL;
ARCHITECTURE behavior OF startlatch IS  
TYPE states IS (ready,go);
SIGNAL state: states;
SIGNAL startQ: std_logic; --internal signal for rs latch.
BEGIN  
--grab asynchronous start--  
--Q <= not(reset or not(set or Q)); --rs latch  
startQ <= not(startreset or not(start or startQ));  
PROCESS(clock)  
BEGIN  
IF clock'EVENT AND clock = '1' THEN  
CASE state IS  
  WHEN ready <= IF (startQ = '1') THEN  
   state <= go;
  END IF;
  startreset <= '0';
  WHEN go <= IF (done = '1') THEN  
    startreset <= '1';
    state <= ready;
  END IF;
  WHEN OTHERS <= state <= ready;
END CASE;
END IF;
END PROCESS;
END behavior;
Library ieee;
Use ieee.std_logic_1164.all;
PACKAGE startlatchpkg IS  
COMPONENT startlatch PORT (  
clock: IN std_logic;
start: IN std_logic;
done: IN std_logic;
startreset: BUFFER std_logic);
END COMPONENT;
END startlatchpkg;

B.1.28 Test Interface to GuPPI Card - topguppi.vhd
Location:

/homes/kfife/Imager1/Stereo/GUPPI/topguppi.vhd

Library ieee;
Use ieee.std_logic_1164.all;
Entity guppi IS PORT (  
clock: IN std_logic; --registers  
inp: OUT std_logic_vector(31 downto 0); --top  
inff: IN std_logic;
bbclk: OUT std_logic;
inf: IN std_logic;
im: IN std_logic;
ins: IN std_logic;
wen: OUT std_logic;
bcen: IN std_logic; --side
attribute pin_avoid of gppi_entity is "0 46 76 116";
------------------------------------------------------------------------
sclk,emode,SDO,SDI

attribute pin_numbers of gppi_entity is
"BC2ID(0):2 " &
"INHEAD(0):3 " &
"INHEAD(1):4 " &
"INHEAD(2):5 " &
"INHEAD(3):6 " &
"INS(0):8 " &
"INS(1):9 " &
"BC2ID(1):11 " &
"BC2STS(0):12 " &
"BC2STS(1):13 " &
"BC2CLR:16 " &
"PCICLARED-15 " &
"WEN:16 " &
"BC2STS(2):17 " &
"CLOCK:19 " &
"PCICL22 " &
"INS(2):23 " &
"PCICLARED-27 " &
"BC2CTRL(0):28 " &
"BYTES(0):29 " &
"INPF:30 " &
"INS(3):32 " &
"BC2CTRL(1):35 " &
"BYTES(2):36 " &
"BYTES(3):37 " &
"BYTES(1):38 " &
"INAE:39 " &
"INS(4):42 " &
"BC2CTRL(2):45 " &
"BYTES(2):47 " &
"BYTES(4):48 " &
"PIOUT(7):49 " &
"INS(5):51 " &
"BC2CTRL(3):54 " &
"BYTES(3):55 " &
"BYTES(5):56 " &
"PIOUT(4):57 " &
"PIOUT(0):58 " &
"PIOUT(1):59 " &
"INS(6):63 " &
"BC2NE:64 " &
"BYTES(4):67 " &
"BYTES(6):68 " &
"PIOUT(5):69 " &
"PIOUT(6):70 " &
"INS(7):72 " &
"INVP:78 " &
"BYTES(5):77 " &
"BYTES(7):78 " &
"BYTES(2):79 " &
"INS(8):82 " &
"OUTP:85 " &
"BYTES(8):86 " &
"BYTES(3):87 " &
"INVP:89 " &
"INS(9):91 " &
"WENR:94 " &
"BYTES(7):95 " &
"BYTES(5):96 " &
"BYTES(6):97 " &
"INVP:98 " &
"PIOUT(2):99 " &
"PIXOUT(3):102 " &
"INS(10):103 " &
"LED(0):107 " &
"BYTEC(0):108 " &
"BYTEA(0):109 " &
"BIITER(7):110 " &
"INS(11):112 " &
"LED(1):113 " &
"BIITEMC(1):118 " &
"BIITEMA(1):119 " &
"INS(12):122 " &
"BCKSTS(3):124 " &
"LED(2):125 " &
"INS(13):126 " &
"BCKAS:127 " &
"LED(3):128 " &
"INS(14):131 " &
"LED(4):132 " &
"LED(5):133 " &
"LED(6):134 " &
"INS(15):135 " &
"LED(7):136 " &
"INS(16):137 " &
"INS(17):138 " &
"BCKID(2):143 " &
"INS(18):144 " &
"INS(19):145 " &
"INS(20):146 " &
"INS(21):147 " &
"INS(22):148 " &
"INS(23):149 " &
"INS(24):150 " &
"BCKID(3):152 " &
"INS(25):153 " &
"INS(26):154 " &
"INS(27):155 " &
"INS(28):156 " &
"INS(29):157 " &
"INS(30):158 " &
"INS(31):159 ";
End guppi;
USE WORK.std_logic.ALL;
ARCHITECTURE behavior OF guppi IS
SUBTYPE v1 is std_logic;
SUBTYPE v2 is std_logic_vector(1 downto 0);
SUBTYPE v4 is std_logic_vector(3 downto 0);
SUBTYPE v3 is std_logic_vector(2 downto 0);
SUBTYPE v6 is std_logic_vector(7 downto 0);
SUBTYPE v32 is std_logic_vector(31 downto 0);
SIGNAL truebytea: boolean;
SIGNAL truebyteb: boolean;
SIGNAL truebytec: boolean;
--Attribute synthesis_off of halfbyte: SIGNAL is TRUE;
--Attribute synthesis_off of lesser: SIGNAL is TRUE;
BEGIN
truebytea <= bytea = 'X'FF';
truebyteb <= byteb = 'X'FF';
truebytec <= bytec = 'X'FF';
led <= bckctr1 & "0000";
process begin
WAIT UNTIL (pciclk = '1');
bckid <= "0001";
end process;
bcktes <= "ZZZZ";
ins <= 'X'FF' & pixout & pixout & pixout when (out0 = '1') else 'X'00' & pixout & pixout & pixout;
bckclk <= bckclkred;
wen <= wenred;
inred <= bckctr1;
--unimportant
pciclkred <= pciclk;
-- END behavior;
B.2 Schematics

The board schematics, library files, and PC board layout for all parts of the Automatic Brightness Adapation demonstration are located in /homes/kfife/Acel in ACCEL binary format.

Schematics for the Digital Imager are shown in Figures B.1 - Figures B.2. The corresponding files are located in:

/home/kfife/Acel/Imager/
  combined.sch
  combined.pcb
  imager1.pcb
  imager2.lib

Schematics for the Automatic Brightness Adaption Board are shown in Figures B.3 - Figures B.5. The corresponding files are located in:

/home/kfife/Acel/Autobright/
  box.sch
  box.pcb
  autobright.pcb
  imager2.lib
  autobright.lib

The schematic for the Tadpole Daughter Card is shown in Figure B.6. The corresponding files are located in:

/home/kfife/Acel/Guppi/
  guppi.sch
  guppi.pcb
  Rguppi.pcb
  guppi.lib
  imager2.lib
  autobright.lib
Figure B.1: Analog components and socket for imager.
Figure B.2: Digital controller and interface for receiver.
Figure B.3: Controller and comparator for automatic brightness algorithm.
Figure B.4: Controller and programming interface for autobright.
Figure B.5: NTSC encoder and format converter for display.
Figure B.6: Tadpole daughter card for GuPPI.