

## MIT Open Access Articles

*A Sub-nW 2.4 GHz Transmitter for  
Low Data-Rate Sensing Applications*

The MIT Faculty has made this article openly available. **Please share** how this access benefits you. Your story matters.

**Citation:** Mercier, Patrick P., Saurav Bandyopadhyay, Andrew C. Lysaght, Konstantina M. Stankovic, and Anantha P. Chandrakasan. "A Sub-nW 2.4 GHz Transmitter for Low Data-Rate Sensing Applications." IEEE Journal of Solid-State Circuits 49, no. 7 (July 2014): 1463–1474.

**As Published:** <http://dx.doi.org/10.1109/jssc.2014.2316237>

**Publisher:** Institute of Electrical and Electronics Engineers (IEEE)

**Persistent URL:** <http://hdl.handle.net/1721.1/99900>

**Version:** Author's final manuscript: final author's manuscript post peer review, without publisher's formatting or copy editing

**Terms of use:** Creative Commons Attribution-Noncommercial-Share Alike





# HHS Public Access

Author manuscript

*IEEE J Solid-State Circuits*. Author manuscript; available in PMC 2015 August 03.

Published in final edited form as:

*IEEE J Solid-State Circuits*. 2014 July ; 49(7): 1463–1474. doi:10.1109/JSSC.2014.2316237.

## A sub-nW 2.4 GHz Transmitter for Low Data-Rate Sensing Applications

**Patrick P. Mercier [Member, IEEE],**

Department of Electrical and Computer Engineering, University of California at San Diego, 9500 Gilman Dr., 0407, La Jolla, CA (pmercier@ucsd.edu, phone: 858-534-6026)

**Saurav Bandyopadhyay [Member, IEEE],**

Texas Instruments, Dallas, TX

**Andrew C. Lysaght,**

Massachusetts Eye and Ear Infirmary, Boston, MA, and the Harvard/MIT Joint Division of Health Sciences and Technology, Cambridge, MA

**Konstantina M. Stankovic, and**

Massachusetts Eye and Ear Infirmary, Boston, MA, and the Harvard/MIT Joint Division of Health Sciences and Technology, Cambridge, MA

The Department of Otolaryngology and Laryngology, Harvard Medical School, Boston, MA

**Anantha P. Chandrakasan [Fellow, IEEE]**

Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology (MIT), Cambridge, MA

### Abstract

This paper presents the design of a narrowband transmitter and antenna system that achieves an average power consumption of 78 pW when operating at a duty-cycled data rate of 1 bps. Fabricated in a 0.18  $\mu\text{m}$  CMOS process, the transmitter employs a direct-RF power oscillator topology where a loop antenna acts as both a radiative and resonant element. The low-complexity single-stage architecture, in combination with aggressive power gating techniques and sizing optimizations, limited the standby power of the transmitter to only 39.7 pW at 0.8 V. Supporting both OOK and FSK modulations at 2.4 GHz, the transmitter consumed as low as 38 pJ/bit at an active-mode data rate of 5 Mbps. The loop antenna and integrated diodes were also used as part of a wireless power transfer receiver in order to kick-start the system power supply during energy harvesting operation.

### Index Terms

Body-sensor networks; energy harvesting; low power electronics; power amplifiers; radio frequency integrated circuits; voltage-controlled oscillators; zero-power electronics

---

---

## I. Introduction

The ongoing miniaturization of electronics, as modeled by Bell's law [1], has taken solid-state computing platforms from stationary room-sized mainframes to portable platforms such as laptops, smartphones, and smart watches. Although the power consumption and computational performance of such electronic devices have also scaled with Moore's law, the battery technology necessary to power portable devices has not scaled nearly as rapidly. Thus, as Bell's law continues to march on and device sizes continue to scale, it will become necessary to create advances in energy harvesting and near-zero-power electronics in order to overcome limited battery capacities to push into the next generation of ubiquitous sensors and "internet of everything" devices.

Many emerging sensing applications have underlying physical properties that do not vary rapidly with time. For example, sensing of temperature, metabolites, and air quality are but a few examples of applications where sensing front-ends do not require rapid sampling, and therefore can be aggressively duty-cycled into ultra-low-power sleep states. If the majority of the active elements in such a sensing system can follow this duty-cycling paradigm, then the *average* power consumption of the system is not set primarily by the active-mode power, but rather from a combination of active-mode and standby-mode power, with a large percentage coming from standby-mode during deeply duty-cycled operation. Thus, minimizing the standby-mode power is the key to enabling near-zero-power sensing nodes at ultra-low data rates.

In general, miniaturized sensing systems communicate their measured information wirelessly over a short distance (e.g., often only a few meters) in order to minimize the active-mode power of the constituent Radio Frequency (RF) Power Amplifier (PA). Thus, local base stations are typically employed in locations where energy is more abundant - a smartphone within a Body-Area Network (BAN), for example. However, even under low path-loss constraints, RF circuits still often dominate the power consumption of sensor nodes [2], [3]. Thus, there is considerable interest in minimizing the power consumption of RF circuits in such sensing nodes. Many recent publications in the area of energy-efficient RF circuits have described receivers, transmitters, and transceivers with excellent RF performance at efficiencies down to tens-to-hundreds of picojoules per bit [4]-[6]. However, such architectures are typically demonstrated and optimized for efficient performance at data rates exceeding 100 kbps. At such average data rates, leakage and standby power are not critical, and therefore not aggressively optimized. As a result, the average power of such radios do not necessarily scale well down to ultra-low data rates.

In order to enable next generation sensor nodes with near-zero-power for energy-autonomous operation in combination with energy harvesting, this paper presents a 2.4 GHz transmitter that is specifically optimized for standby power in the picowatt regime [7]. To achieve this, a low-complexity, single-stage direct-RF architecture is employed, featuring significant power gating and sizing optimizations for minimized leakage power.

To validate the design, the transmitter is integrated into a system that harvests energy from the Endocochlear Potential (EP) - an electrochemical gradient found naturally in the inner-

ear of mammals - which can only sustain energy extraction of approximately 1 nW [8], [9]. A figure of the EP harvesting system is shown in Fig. 1. Since the EP voltage is low (typically between 70–100 mV), a boost converter is used to process the energy up to a higher voltage (typically between 0.8–1.0 V), which is directly dumped onto capacitor  $C_{DD}$ . As more energy is extracted from the cochlea, it is continually buffered onto  $C_{DD}$ , forcing its voltage,  $V_{DD}$ , and as a result its stored energy, to rise. When sufficient energy has been stored on  $C_{DD}$ , the 2.4 GHz radio is enabled to quickly transmit a packet, then return to an ultra-low-power standby mode.

In this system, the boost converter requires 544 pW of quiescent power [10]; leaving approximately 250 pW of transmitter power budget after taking into account the overhead of other peripheral circuits and adding some power budget safety margin. Given the extreme power budget limit, the transmitter is designed and optimized to operate over short transmission distances (1 m) in order to limit the requisite output power. In addition, the transmitter is deeply duty-cycled, for example down to a duty-ratio of 0.00002% by transmitting 64-bit packets once every 80 seconds, with an instantaneous data rate of 5 Mbps, for an average data rate of  $\approx 1$  bps in this example (though this can be programmable).

Since the EP in this case is too low to directly start-up CMOS electronics (in particular, the boost converter control circuitry), the transmitter's antenna is shared with a kick-start rectifier [11], used to initialize the charge on  $C_{DD}$  at system start-up with little overhead. As an implanted system, kick-starting is performed by placing an external antenna, driven by an RF source, near the surface of the skin just above the implant for transcutaneous wireless energy delivery, similar to traditional inductively-coupled or mid-field powered systems [12], [13].

This paper describe the details of the transmitter, antenna, and kick-start rectifier, while details of the biology and overall system operation can be found in [8], and details of the boost converter can be found in [10].

## II. Transmitter Architecture

### A. Motivation and Prior Work

The application use-case for this design is to use the endocochlear potential as an energy source to autonomously power a wireless implant. In this case it is not desired (or required) to have a semi-permanent external wireless source powering and interrogating the implant, as is typically done for implantable systems such as cochlear implants. Instead, information can be transmitted directly from the implant to an external device approximately one meter away (e.g., a cell phone or smart watch). This setup permits the design of a functionally autonomous system, with zero patient involvement required (other than a wireless kick-start for system initialization). In addition, it exploits the benefits of a body-area network, where communication complexity is pushed away from the energy-starved implant and towards the energy-rich base station platform.

Since the transmitter will be deeply duty-cycled, its average power consumption is not determined solely by its active or leakage performance, but by a combination of both [14]. More precisely, the average power consumption can be predicted by Equation 1.

$$P_{TX,avg} = P_{TX,leak} + \frac{E_b N}{T_{pkt,int}} \quad (1)$$

Here,  $P_{TX,leak}$  is the transmitter leakage power,  $E_b$  is the energy required to transmit a single bit,  $N$  is the number of bits per packet (programmable from 8–128 bits based on a binary counter), and  $T_{pkt,int}$  is the time interval between packets (programmable from 40–360 s based on a counter that is driven by the 12.8 Hz on-chip oscillator found in the boost converter control circuitry [10]). Based on this equation, the transmitter must not only have extremely low leakage power, it also must be very energy efficient during active-mode in order to achieve the necessary overall power goal, otherwise the effective bit rate (i.e.  $N/T_{pkt,int}$ ) will be forced to be extremely low.

There are many examples of very energy efficient transmitter designs in the literature. Previous narrowband transmitters have attained energy efficiencies on the order of 140–2900 pJ/bit for output power ranging from –16 dBm to 0 dBm at instantaneous data rates under 5 Mbps [4], [15]–[20]. However, none of these systems are optimized for ultra-low standby power. On the other hand, narrowband work in references [21], [22] were indeed optimized for low leakage power, consuming 675 pW and 3.3 nW in standby power modes, respectively. However, neither of these results meet the 250 pW power budget required in this work, particularly when their active transmission modes are taken into account. For example, the two separate chips require 29 nJ/bit and 4.7 nJ/bit, resulting in an average powers of 46 nW and 11 nW, respectively.<sup>1</sup>

Pulse-based Ultra-Wideband (UWB) radios, which communicate using very short duration impulses at RF, also offer promising results in terms of energy efficiency. In particular, the energy efficiency of UWB transmitters using non-coherent signaling can be much lower than their narrowband counterparts, due in part to relaxed frequency tolerances and internationally regulated output power limits [23]–[28]. Although potentially appealing, such efficiency is generally achieved not through active-mode power reduction, but instead through increased instantaneous data rates. In fact, many UWB transmitter implementations require multiple RF stages (even “all-digital” implementations, which often use many cascaded RF inverters as a PA), all of which generally require low- $V_t$  transistors in order to switch sufficiently fast to generate power in the 3.1–10.6 GHz UWB bands. Thus, the high active-mode power, distributed low- $V_t$  blocks can be difficult to effectively power gate down to the requisite levels in this particular application, especially if the  $I_{on}/I_{off}$  ratio of power gating switches is limited. Additionally, the high frequencies employed in standard UWB bands suffer from increased losses when transmitting through biological tissue, due primarily to larger conductivity at higher frequencies [29], which would reduce the overall

<sup>1</sup>This is calculated using each radio’s nominal instantaneous data rate scaled to 1 bps.

system radiation efficiency compared to lower-frequency ISM bands, and would thereby require increased active-mode power, increasing the difficulty of effective power gating.

## B. Architecture Overview

For the reasons outlined in the preceding section, it is necessary to reduce the overall transmitter complexity by limiting the number of RF blocks while pushing all possible communication complexity to the energy-abundant external base station receiver. Taking the simplified architecture concept to a logical extreme, the transmitter presented in this work radiates information through the use of a direct-RF Power Oscillator (PO) design, inspired by the early days of single-transistor radios and more recent work presented in [15]. A simplified block diagram of the transmitter is shown in Fig. 2.

The transmitter generates RF at a frequency of 2.4 GHz as a compromise between tissue losses, antenna efficiency, and circuit power consumption. A more thorough discussion of this trade-off is found in Section III. A loop antenna is chosen as the radiative element, as it offers sufficient radiation conversion efficiency, has a high quality factor, and is naturally well suited to receive wireless power for system initialization. Due to anatomical size constraints, the physical size of the antenna will be much smaller than its radiating wavelength, resulting in an electrically small design. An electrically small magnetic loop antenna can be modeled as an inductor in series with a resistor, which is well suited to serve as part of the resonant network of the power oscillator. The oscillator itself performs automatic impedance matching, resulting in a very low-complexity, low-area, and energy efficient design. Data modulation can be achieved by turning on or off the entire oscillator for On-Off Keying (OOK) modulation, or the resonant capacitors can be dynamically switched for Frequency-Shift Keying (FSK) modulation.

## III. Antenna Design

The design of antennas for implantable applications usually involves a trade-off between radiation efficiency (which increases with antenna size and/or carrier frequency as the wavelength approaches the physical antenna size) and tissue losses (which increase with frequency as the conductivity of tissue increases). In this application, the antenna size is limited to a few millimeters in diameter due to anatomical constraints. At 5 GHz and below, a loop antenna of this size would be considered electrically small, and can thus be modeling as an inductor,  $L_{ANT}$ , in series with a resistor,  $R_{ANT}$ . Equations predicting the performance of the antenna can be found the in Appendix.

Table I shows simulated results for radiation efficiency, quality factor, and inductance of a representative  $3 \times 4 \text{ mm}^2$  antenna in free-space, using 0.2 mm, 2-oz copper traces on a 1.6 mm FR-4 Printed Circuit Board (PCB) substrate in air at various Industrial, Scientific, and Medical (ISM) band frequencies. For completeness, the same antenna is additionally simulated in a realistic implanted environment using both FR-4 and Rogers substrates, while coated with 0.1 mm of bio-compatible parylene and being surrounded on the underside by bone and brain, and on the top side by 3 mm of fat tissue and 2 mm of skin. Antenna electromagnetic simulations were performed in IE3D, a fully 3D method-of-moments simulator [30].

Although the Medical Implant Communication Service (MICS) specification at 402–405 MHz is specifically designated for medical implant communications, the radiation efficiencies are simply too low to be useful for implants with limited antenna sizes. To put this in perspective, a transmitter consuming 1 mW of power could, at its theoretically optimal point, only radiate  $-44$  dBm in air or  $-64$  dBm in an implanted environment at 400 MHz. In contrast, the same antenna operating at 2.4 GHz would ideally radiate  $-21$  dBm in air or  $-33$  dBm in an implanted environment. While operating at an even higher frequencies may be beneficial for many applications with small implanted antennas, the non-inductive antenna reactance may require large (or small and lossy) inductive-based tuning circuits. Additionally, because the loss resistances of the antenna are higher, such an approach may preclude the design of a single-stage power oscillator architecture, as the oscillator load would be substantial, thereby requiring either a separate driver or significantly more static power consumption. On the other hand, Table I indicates that  $Q$  peaks at 900 MHz, not 2.4 GHz. However, extremely high  $Q$  is not necessarily desirable in this case: a very high  $Q$  implies that radiation efficiency is low. What we desire here is finite, positive  $Q$ , with maximum radiation efficiency, and a positive reactance for ease of on-chip matching. As a result of these considerations, a frequency of 2.4 GHz was chosen to comply with the simplified architecture philosophy and extreme power gating possibilities. Additionally, this provides an opportunity to communicate in the uncrowded Medical Body-Area Network (MBAN) band at 2360–2395 MHz recently allocated by the United States Federal Communications Commission (FCC) and supported by the recently-passed IEEE 802.15.6 standard [31].

In terms of sizing optimization, the antenna has restrictions not only from anatomy, but also from a resonant frequency perspective. It is known that the radiation resistance of an electrically-small loop antenna increases with the square of the area of the antenna (see Equation 4 in the Appendix), while the loss resistance only increases linearly with area. It would then be beneficial to size the antenna as large as possible given anatomical constraints for maximum radiation efficiency. However, increasing the antenna size also increases its inductance (Equation 2). Since the antenna-chip interface contains fixed parasitic capacitance (bond pads, Electrostatic Discharge (ESD) protection diodes, etc.), the maximum resonant frequency will in fact decrease with increasing antenna size. Figure 3 presents electromagnetic simulation of a rectangular antenna where the antenna height is swept from 2 mm to 7 mm, for a fixed width of 3 mm at 2.45 GHz in air with an FR-4 substrate. The maximum center frequency was calculated based on the simulated inductance, and a layout-extracted parasitic capacitance of 300 fF. As predicted, radiation efficiency does indeed increase with antenna size. However, the maximum parasitic-limited resonant frequency decreases; 2.4GHz resonance is not achievable beyond an antenna height of 4.5 mm. This places a functional upper bound on the antenna size given the requirement to radiate in the 2.4 GHz ISM band. Based on the preceding analysis, an antenna size of  $3 \times 4$  mm<sup>2</sup> with an inductance of 9.5 nH in air is chosen for this design in order to maximize radiation efficiency given both the anatomical and resonant frequency size constraints.

In the above analysis, the loop antenna was optimized for maximum radiation efficiency. However, it still must also act as a receiver of wireless power for system initialization,

though since kick-starting only happens once, its efficiency is not extremely important. Interestingly, the simulated wireless power transfer gain through 13 mm of tissue was found to be  $-15.5$  dB at an optimal frequency of 1.45 GHz, which is in line with previous work in this area [13]. At 2.4 GHz, the gain falls to  $-17.5$  dB, an acceptable trade-off for not requiring re-tuning.

## IV. Circuit Design

A transistor-level schematic of the transmitter and wireless energy receiver architecture is shown in Fig. 4. The following subsections describe the system operation, including details of each individual block.

### A. Power Management

The transmitter receives its supply voltage,  $V_{DD}$ , from an on-chip boost converter whose details are discussed in [10]. The value of  $V_{DD}$  is set by a balance between the amount of energy extracted from the EP and the power of the load circuits. Though no explicit regulation is performed in this initial prototype, the load circuit power consumption increases with  $V_{DD}$ , thereby producing a quasi-regulation effect. Future revisions could explicitly introduce feedback regulation by sensing  $V_{DD}$  and dynamically modulating the activation frequency, output power, or other load circuit characteristics. During clinical measurements of this prototype,  $V_{DD}$  has been shown to vary between 0.8–1.0V [8], which is where the transmitter was optimized to operate. Diode-clamp circuits are employed to ensure  $V_{DD}$  does not exceed process safety standards. The boost converter also supplies a boosted power supply voltage,  $V_{PUMP}$ , generated by an on-chip charge-pump. Ideally,  $V_{PUMP} = 2V_{DD}$ , though in practice  $V_{PUMP}$  is slightly lower than this as current is drawn from this supply. The dynamics of  $V_{PUMP}$  start-up enable a simple Power-On-Reset (POR) scheme, which is discussed, along with the wireless kick-start paradigm, in Section IV-D.

### B. Power Oscillator

The core of the transmitter is the power-oscillator, comprising the cross-coupled pair of transistors (M1 and M2), footer power-gating/biasing transistors Mf[5:0], a capacitive tuning DAC (comprising eight parallel instances of transistors Ms 1–3), and the loop antenna. OOK modulation is achieved by dynamically activating footer transistors Mf[5:0], thereby turning on or off the oscillator at the OOK modulation frequency. Similarly, FSK modulation is achieved by dynamically re-configuring the 8-bit capacitive DAC between different center frequency settings. The power-oscillator is biased via a center-tap in the loop antenna that is directly connected to the system power supply,  $V_{DD}$ , through an on-board via that connects to a  $V_{DD}$  plane below (as shown in Fig. 1).

Since the transmitter draws significant amounts of active-mode power, it is not suited to operate from the on-chip decoupled charge pump supply,  $V_{PUMP}$ . As a result, the cross-coupled devices M1 and M2 are implemented using low- $V_t$  devices in order to reduce parasitic drain capacitance by 10X compared to high- $V_t$  devices sized for equivalent on-conduction (from 2.8 pF to 280 fF) at  $V_{DD}$ . The reduced capacitance permits a significantly larger antenna as discussed in Section III than if high- $V_t$  devices were instead used. During



OOK modulation, the capacitance at the source terminals of the cross-coupled M1 and M2 devices only switches at the data rate frequency and not at RF. Consequently, the power oscillator can be biased using high- $V_t$  NMOS transistors without any recourse to operational speed. This permits standby-mode leakage currents that are 33X lower for equivalent on-conduction. To further reduce active energy consumed per transmitted bit, the high- $V_t$  NMOS devices are enabled by full-swing signals operating at  $V_{PUMP}$ , which decreases the associated gate capacitance (and therefore active OOK switching energy) by 28X for equivalent on-conduction. The biasing circuit specifically consists of six binary weighted devices (Mf[5:0]) with  $W/L$  ratios ranging from  $16\mu\text{m}/0.35\mu\text{m}$  to  $0.5\mu\text{m}/0.35\mu\text{m}$  in order to control the amount of on-current for output amplitude swing control, or dynamic pulse shaping in a future implementation. To reiterate, the biasing transistor gates are not driven by an intermediate voltage as set by a current reference, but rather they are driven by full-swing digital signals at  $V_{PUMP}$  in order to maximize  $I_{on}$  to  $I_{off}$  ratios.

Resonant tuning of the antenna inductance within the power oscillator is implemented primarily using a 5-bit binary-weighted Metal-Insulator-Metal (MIM) capacitive DAC, totaling approximately 300 fF. The DAC is dynamically activated using differential switches, which according to the simulation result shown in Fig. 5, reduces the parasitic switch capacitance by 2X for a capacitor quality factor of approximately 50 (or up to 3X for lower quality factors). A separate 3-bit sub-ranging DAC is implemented using custom-designed Metal-Oxide-Metal (MOM) capacitors, where a 3 fF unit-sized MOM cap is placed in series between the main DAC and sub-DAC. Although parasitics can be larger than the sub-DAC unit capacitors, the sub-DAC can still be employed to provide fine frequency control, with 0.25 fF switchable at the least significant bit (LSB) using differential smaller-than unit 0.6 fF MOM capacitors in series with the 3 fF splitting capacitors [32]. The sub-DAC is specifically used to achieve minimal bandwidth FSK modulation. For example, Minimum-Shift Keying (MSK), which uses the theoretically smallest amount of FSK bandwidth for a given data rate, requires approximately 0.5 fF of switchable capacitance at 2.4 GHz when communicating at an instantaneous data rate of 5 Mbps. Although non-linear, the sub-DAC is monotonic, which is sufficient for FSK/MSK purposes. Including the DAC, the resonant circuit achieves a tuning range from 2.1–2.6 GHz, simulated in Cadence using extracted antenna s-parameters from IE3D and extracted circuit models from layout.

### C. Ring Oscillator, Modulator, and Control

For this particular prototype, transmitted data comes from off-chip (for example, from a digital sensor interface) or on-chip memory. The modulating frequency that clocks-in this data is generated by an on-chip ring oscillator, shown in Fig. 6. The oscillator is a five-stage current-starved inverter-based design. To minimize active  $CV^2$  switching power, the inverter devices use low- $V_t$  transistors. However, overall current is dictated by 6-bits of NMOS and PMOS degeneration devices, separated into two groups of control: *coarse* and *fine*. Since generating an on-chip current reference would consume excessive static power, current starving devices are instead sized to operate as resistive elements (i.e. in the triode regime) when driven by full-swing input signals (i.e. at  $V_{DD}$ ). For manufacturing and operational reliability, the ring oscillator is designed to operate from 100 kHz to 10 MHz across process corners and  $V_{DD}$  variation. To achieve the high-end frequencies in slow process corners,

low- $V_t$  devices are used for the *coarse*[2] control signal. To achieve low-end frequencies at fast process corners, two-bits of capacitive tuning are included in each inverter delay element. To minimize active  $CV^2$  energy consumption, these extra capacitors should not be activated unless it is necessary to achieve the desired operational frequency. During standby mode, the oscillator is put into a low-leakage state by gating the output and gating all current starving elements.

The data modulator consists of digital logic that is manually designed primarily using low- $V_t$ -based standard cells in order to minimize  $CV^2f$  switching power losses that occur at the data modulation frequency. A schematic of the main data path is shown in Fig. 7. It accepts a digital clock from the ring oscillator (labeled as *osc* in Fig. 7) for simple fully-integrated testing, or can accept externally driven serial data (labeled as *data* in Fig. 7) for benchtop testing or eventual system integration with a separate sensor. Depending on if OOK or FSK modulation modes are enabled (via *enOOK* and *enFSK* signals, respectively), either the power-oscillator biasing transistors (Mf[5:0] in Fig. 4), or the capacitive DAC transistors (Ms 1–3) are activated, respectively. FSK is achieved by switching between two different programming codes (i.e., frequencies), set by *FSK0*[7 : 0] and *FSK1*[7 : 0]. An inverter-transmission gate circuit [6] is used to create phase-matched differential signals to drive a multiplexor selecting one of *FSK0* or *FSK1* at a time.

To decrease the standby current of the power oscillator biasing devices (Mf[5:0]) for a given on-current, the modulator output signals are driven from the  $V_{PUMP}$  supply. A similar effect is arranged for the capacitive DAC to increase its quality factor. Level-conversion to the higher voltage is achieved using a standard cross-coupled level shifter circuit. Since the output is single-ended, a dummy driver load is installed for edge transition matching purposes. The entire modulator is power gated by PMOS devices MP1 and MP2 whose inputs are driven by *enPGATE* - a signal driven from the  $V_{PUMP}$  supply. Power gating saves upwards of 4,000X in leakage power from the  $V_{DD}$  supply (MP1), and 20X from the  $V_{PUMP}$  supply (MP2). The savings are larger from MP1 since the device enters the super cut-off regime upon application of  $V_{PUMP}$  to its gate. The size of power gating devices are annotated in Fig. 7, with MP1 and MP2 having on-resistances of approximately  $1.8k\Omega$  and  $600\Omega$  at  $15\mu A$  and  $35\mu A$  respectively. The area overhead of power gating here is minimal, occupying the area of approximately six NAND gates in this design.

The output of the ring oscillator also clocks a counter and comparator that are used to set the number of bits transmitted in a single packet. The counter, whose schematic is shown in Fig. 8, uses a ripple-carry frequency divider for the first two registers. The final two counter stages use a synchronous design that is pre-scaled to reduce the critical path, enabling sufficiently fast operation at low voltages using low-leakage devices [33], [34]. Although the counter itself is a 7-bit design, only the final 5-bits are applied to the comparator, as the utility of transmitting 1–4-bit packets is limited. Furthermore, rather than designing a full 5-bit adder to count to arbitrary 5-bit packet lengths, a simple 5-bit power-of-two comparator is used, enabling counting intervals ranging between 8 and 128 in powers of two only. This reduces the gate count by 3.6X, resulting in a low-complexity, low-leakage design. The counter is power gated by a single PMOS device (size:  $6\mu m/0.18\mu m$ , or an approximate overhead of 3%), nominally saving 18X in standby power. Since the circuit operates using

the  $V_{DD}$  supply, it is possible to gate the PMOS device with the  $V_{PUMP}$  supply, forcing the transistor into super cut-off, and saving an additional 2.6X in leakage, or 48X in total. The on-resistance of the PMOS is approximately  $1.2k\Omega$  at  $10\mu A$ .

A start-up logic block is designed to receive an activation signal, nominally generated by the boost converter, which disables the appropriate power gating devices and initializes the ring oscillator and modulator. Since the start-up block itself cannot be power gated, it is designed using almost exclusively high- $V_t$  devices for minimal leakage power consumption.

#### D. Wireless Energy Receiver and Power-on Reset

The wireless energy receiver circuit design is already included in Fig. 4. In fact, since the antenna can be modeled as an inductor that has a center tap, creating a full bridge rectifier is as simple as placing two diodes between the two ends of the inductor, connected to ground (diodes D1 and D2 in Fig. 4). Interestingly, these diodes are in fact already required for ESD protection. Thus, adding wireless power transfer functionality does not add any additional complexity and, more importantly, does not add any additional parasitic capacitance on the sensitive antenna interface nodes. As described in Section III, reduced parasitics on these nodes permit the design of a larger, more efficient antenna given a resonant frequency requirement of 2.4 GHz. Naturally, diodes D1 and D2 only protect the ground supply; additional diodes are required to protect the positive (i.e.  $V_{DD}$ ) supply. However, since the antenna is center-tapped and biased at  $V_{DD}$ , the power oscillator output RF signals naturally swing symmetrically above and below  $V_{DD}$ . If only a single set of diodes were placed to protect  $V_{DD}$ , these RF voltage swings would be limited to a single diode drop. The solution here is to instead stack three diodes in series.

Following wireless energy delivery for the purpose of initializing  $V_{DD}$ , it is of critical importance to ensure the chip is reset to a known-good state. If, for example, the power oscillator gating switches were somehow enabled after the external wireless energy source was removed, the on-current would be large enough to catastrophically collapse the  $V_{DD}$  supply. To avoid such an event, a reliable POR is required. Fortunately, creating a POR signal can be achieved in a very low-complexity, low-leakage manner. Since the charge pump supply,  $V_{PUMP}$ , requires 600 ms to initialize following  $V_{DD}$  initialization [9], [10], a simple inverter structure can be used to generate the requisite POR signal, as illustrated in Fig. 4. Specifically, an inverter powered from the  $V_{DD}$  supply with  $V_{PUMP}$  at the input will nominally output a logic high value until  $V_{PUMP}$  crosses the inverter threshold (nominally several hundred milliseconds after  $V_{DD}$  initialization). The inverter is designed with high- $V_t$  transistors, since there is no opportunity to power-gate the initialization logic. The leakage impact of this inverter is negligible, however, since after the reset signal has been deactivated, the leakage of the inverter is set by the PMOS device which in this case is biased in super cut-off due to the presence of  $V_{PUMP}$  as its input.

While the circuit is implanted it is not possible to directly measure kick-start and POR success with immediate feedback. Instead, successful start-up can be confirmed when the radio transmits its first packet.

## V. Measurement Results

The transmitter was fabricated in a  $0.18\ \mu\text{m}$  process and occupies a core area of  $0.035\ \text{mm}^2$ . The overall die size is  $2.4 \times 2.4\ \text{mm}^2$  including the DC/DC converter, as shown in Fig. 9; the design is thus severely pad-limited (future revisions can reduce the pad count substantially by providing programming, testing, and calibration functionality through a scan-chain). To minimize packaging parasitics and size, the chip was directly wire-bonded to a PCB using chip-on-board packaging technology. Exposed copper pads on the PCB were finished with  $2\ \mu\text{m}$  of soft gold over  $6.4\ \mu\text{m}$  of nickel for wirebonding compatibility. The chip was directly bonded to an on-board  $3 \times 4\ \text{mm}^2$  antenna. A photograph of the board is shown in Fig. 10. Table II summarizes the transmitter results.

### A. RF Performance

Since the antenna is part of the resonant network of the power oscillator, it was not possible to directly test or probe the output power of the transmitter. Instead, wireless testing was performed, unless otherwise specified, by placing the center conductor of a  $2.4\ \text{GHz}$ ,  $\lambda/4$  whip antenna approximately  $5\ \text{mm}$  from the loop antenna. Testing the radio transmitter with this setup revealed that the maximum wirelessly received power was  $-21.9\ \text{dBm}$  when operating with  $V_{DD} = 1.0\ \text{V}$  and the maximum current setting in the power oscillator. Figure 11 reveals measurements for additional supply voltages across all power oscillator tuning bits. When placing the whip antenna at a distance of  $1\ \text{m}$  from the loop antenna, the maximum wirelessly received power was measured to be approximately  $-60\ \text{dBm}$ . These measurements suggest that the maximum output power of the transmitter is approximately  $-20\ \text{dBm}$ . Figure 12 shows the consumed power of the transmitter when in active mode under the same conditions. The power oscillator achieved a phase noise of  $-105\ \text{dBc/Hz}$  at  $1\ \text{MHz}$  offset.

Figure 13a shows measured OOK spectral results modulated by random externally-derived bits at data rates of  $1\ \text{Mbps}$  and  $10\ \text{Mbps}$ . Achieved  $-3\ \text{dB}$  bandwidths and energy per bits for  $1\ \text{Mbps}$  and  $10\ \text{Mbps}$  data rates are  $620\ \text{kHz}$  and  $2\ \text{MHz}$ , and  $191\ \text{pJ/bit}$  and  $19\ \text{pJ/bit}$ , respectively. No explicit filtering is performed here; the attenuated side-lobes may be attributed to antenna filtering and oscillator start-up transient effects. Interestingly, there is no apparent feed-through component found in the spectrum, which is typical for non-phase scrambled OOK transmitters. This implies that the PO start-up is not coherent, and has a certain amount of randomness in its phase. Fortunately, this results in a more desirable spectrum, as OOK is normally used in non-coherent communication systems anyways. Figure 13b shows measured spectra using FSK and near-MSK modulation. The power oscillator achieves a frequency tuning range from  $2.1\ \text{GHz}$  to  $2.54\ \text{GHz}$  across the 8-bit capacitive DAC when resonating with the on-board  $3 \times 4\ \text{mm}^2$  inductive loop antenna, matching simulated results well.

The transmitter is capable of starting-up in  $180\ \text{ns}$ , as shown in Fig. 14, enabling rapid and aggressive duty-cycling into low-power sleep states. The start-up time is dictated primarily by the slow, high- $V_t$  logic in the start-up block, which in simulations requires approximately  $120\ \text{ns}$  to propagate the initialization signal through a D flip-flop and a small number of

logic gates. Note that during this period the PO is not activated, and the overall transmitter power consumption is still dominated by leakage.

## B. Ring Oscillator

By tuning the current starving and capacitive loading bits, the ring oscillator was measured to generate clock frequencies from below 100 kHz to at least 100 MHz while consuming between 14 nW and 19  $\mu$ W across supply voltages ranging from 0.7 V to 1.0 V. This large amount of configurability was required to be able to generate the requisite frequencies across severe PVT variation. To show the effects of current starving versus capacitive tuning, the measured energy required per output cycle, plotted versus achievable frequencies, is illustrated Fig. 15. Here, it is clear to see four distinct zones of energy consumption - a result of the four capacitive loading options,  $enC[1 : 0]$ . Although the ring oscillator consumes a small fraction of the total transmitter active energy budget, its energy efficiency is clearly maximized at the lowest capacitive loading setting.

## C. Power Consumption

By implementing a low-complexity architecture together with leakage-aware design considerations, the transmitter standby power consumption was measured to be 39.7 pW at a supply voltage of 0.8 V. Table III summarizes the measured transmitter standby power at several different voltages and compares the results to simulated results at 0.8 V. The simulated results matched the measured results with a reasonable amount of accuracy, landing somewhere in between the simulated results in the TT and FF corners (with the exception of the digital supply, which resulted in higher power than the FF corner, though this was a minor component overall). The leakage power from the  $V_{PUMP}$  and ring oscillator supplies are the largest since they were not power gated by a transistor in super cut-off (it was simply not possible for  $V_{PUMP}$ , while the ring oscillator was designed before the charge pump and not later modified during the design cycle). Total transmitter standby power measured at various supply voltages are shown in Fig. 16. Low-current measurements were performed using a Keithley 6430 sourcemeter together with low-leakage tri-axial cables.

To minimize the energy required to transmit a bit of information during active mode, it is worthwhile to operate the PO at an intermediate back-off point. For example, at  $V_{DD} = 0.8$  V, a data rate of 5 Mbps, and a measured output power of at least  $-26$  dBm or  $-29$  dBm, the transmitter consumed 374  $\mu$ W or 191  $\mu$ W for FSK and OOK modulations, respectively. This results in a energy efficiency of 75 pJ/bit or 38 pJ/bit for FSK and OOK, respectively. A power breakdown of these two operating points is shown in Table IV.

Combining this active-mode data point in OOK mode together with leakage power as suggested by Equation 1, results in the total average transmitter power consumption of  $P_{TX,avg} = 78$  pW at an average data rate of 1 bps. In fact, the transmitter can achieve average data rates up to 5X higher while maintaining an average power consumption below the 250 pW power budget specified by the endocochlear potential harvesting applications. Table V summarizes the chip results compared to existing state-of-the-art.

## VI. Conclusions

This paper has presented the design of a radio transmitter that was optimized for aggressive duty-cycling between an energy-efficient active mode and an ultra-low-power standby mode for low data rate applications. By employing aggressive power gating, sizing, and architectural strategies, the transmitter consumed 39.7 pW in standby mode. Integrated with an on-board antenna, and employing a direct-RF power oscillator architecture with automatic impedance matching, the transmitter required 38 pJ to transmit a single bit of information. Operating at a duty ratio of 0.00002% and transmitting an average of 1 bps, the transmitter achieved an average power consumption of 78 pW. The transmitter was then used within an energy harvesting platform that extracted energy from the endocochlear potential within the inner-ear, demonstrated the feasibility of sub-nW radio transmitter designs.

## Acknowledgments

The authors acknowledge support from the C2S2 Focus Center and the Interconnect Focus Center, two of six research centers funded under the Focus Center Research Program (FCRP), a Semiconductor Research Corporation entity. The authors also acknowledge support from US National Institutes of Health grants K08 DC010419 and T32 DC00038, and the Bertarelli Foundation.

## Appendix - Antenna Calculations

A circular loop antenna's inductance can be approximated by Equation 2.

$$L_{ANT} = \frac{\mu}{2} D [\ln(8D/d) - 2] \quad (2)$$

Here,  $\mu$  is the permeability of the surrounding environment,  $D$  is the diameter of the loop, and  $d$  is the diameter of the constituent wire [35].

The antenna's series resistance,  $R_{ANT}$ , is made up of a radiation resistance,  $R_{RAD}$ , and a loss resistance,  $R_{LOSS}$ . The radiation efficiency,  $\eta_{RAD}$ , can be calculated using:

$$\eta_{RAD} = \frac{R_{RAD}}{R_{RAD} + R_{LOSS}} \quad (3)$$

The radiation resistance can be approximated by:

$$R_{RAD} = \sqrt{\mu\epsilon} \frac{8\pi^3}{3} \left( \frac{A}{\lambda^2} \right)^2 \quad (4)$$

Here,  $\epsilon$  is permittivity,  $A$  is the antenna's area in units of  $m^2$ , and  $\lambda$  is the operational wavelength. The loss resistor,  $R_{LOSS}$  can be calculated in the usual way from metallic conduction properties, taking into account the skin effect. The skin depth,  $\delta_s$ , is given by Equation 5, and the associated loss resistance,  $R_{LOSS}$ , is given by Equation 6.

$$\delta_s = \sqrt{\frac{1}{\pi f \mu \sigma}} \quad (5)$$

$$R_{Loss} = \frac{d_L}{\sigma d_W \delta_s} \quad (6)$$

Here,  $\sigma$  is the metallic conductance, while  $d_L$  and  $d_W$  are the length and width of the PCB trace (an appropriate approximation for flat PCB traces).

## References

1. Bell G. Bell's Law for the Birth and Death of Computer Classes: A theory of the Computer's Evolution. IEEE Solid-State Circuits Newsletter. 2008; 13(4):8–19.
2. Lee SB, Lee H-M, Kiani M, Jow U-M, Ghovanloo M. An Inductively Powered Scalable 32-Channel Wireless Neural Recording System-on-a-Chip for Neuroscience Applications. IEEE Trans. Biomedical Circuits and Systems. 2010 Nov; 4(6):360–371. [PubMed: 23850753]
3. Le Roux, E.; Scolari, N.; Banerjee, B.; Arm, C.; Volet, P.; Sigg, D.; Heim, P.; Perotto, J-F.; Kaess, F.; Raemy, N.; Vouilloz, A.; Ruffieux, D.; Contaldo, M.; Giroud, F.; Severac, D.; Morgan, M.; Gyger, S.; Monneron, C.; Le, T-C.; Henzelin, C.; Peiris, V. A IV RF SoC with an 863-to-928MHz 400kb/s radio and a 32b Dual-MAC DSP core for Wireless Sensor and Body Networks; IEEE ISSCC Dig. Tech. Papers; 2010 Feb. p. 464-465.
4. Vidojkovic M, Huang X, Harpe P, Rampu S, Zhou C, Huang L, van de Molengraft J, Imamura K, Busze B, Bouwens F, Konijnenburg M, Santana J, Breeschoten A, Huisken J, Philips K, Dolmans G, de Groot H. A 2.4 GHz ULP OOK Single-Chip Transceiver for Healthcare Applications. IEEE Trans. Biomedical Circuits and Systems. 2011 Dec; 5(6):523–534. [PubMed: 23852550]
5. Bae J, Yan L, Yoo H-J. A Low Energy Injection-Locked FSK Transceiver With Frequency-to-Amplitude Conversion for Body Sensor Applications. IEEE J. Solid-State Circuits. 2011 Apr; 46(4):928–937.
6. Nadeau, PM.; Paidimarri, A.; Merrier, PP.; Chandrakasan, AP. Multi-channel 180pJ/b 2.4GHz FBAR-based receiver; Proc. IEEE Radio Frequency Integrated Circuits Symposium; 2012 Jun. p. 381-384.
7. Mercier, PP.; Bandyopadhyay, S.; Lysaght, AC.; Stankovic, KM.; P, A. Chandrakasan, A 78 pW 1 b/s 2.4 GHz Radio Transmitter for Near-Zero-Power Sensing Applications; Proc. IEEE European Solid-State Circuits Conference; 2013. p. 133-136.
8. Mercier PP, Lysaght AC, Bandyopadhyay S, Chandrakasan AP, Stankovic KM. Energy extraction from the biologic battery in the inner ear. Nature Biotechnology. 2012 Dec; 30(12):1240–1243.
9. Mercier, PP. Ph.D. Thesis. Massachusetts Institute of Technology; 2012. Communication and Energy Delivery Architectures for Personal Medical Devices.
10. Bandyopadhyay S, Mercier PP, Lysaght AC, Stankovic KM, Chandrakasan AP. A 1.1nW Energy Harvesting System with 544pW Quiescent Power for Next Generation Implants. IEEE ISSCC Dig. Tech. Papers. 2014 Feb.57:396–397.
11. Zhang, F.; Zhang, Y.; Silver, J.; Shakhsher, Y.; Nagaraju, M.; Klinefelter, A.; Pandey, J.; Boley, J.; Carlson, E.; Shrivastava, A.; Otis, B.; Calhoun, B. A batteryless 19μW MICS/ISM-band energy harvesting body area sensor node SoC; IEEE ISSCC Dig. Tech. Papers; 2012 Feb. p. 298-300.
12. Mercier PP, Chandrakasan AP. Rapid Wireless Capacitor Charging Using a Multi-Tapped Inductively-Coupled Secondary Coil. IEEE Transactions on Circuits and Systems I. 2013 Sep; 60(9):2263–2272.
13. Poon ASY, O'Driscoll S, Meng TH. Optimal Frequency for Wireless Power Transmission Into Dispersive Tissue. IEEE Transactions on Antennas and Propagation. 2010 May; 58(5):1739–1750.
14. Wang A, Sodini C. On the Energy Efficiency of Wireless Receivers. Proc. IEEE International Conference on Communications. 2006; 8:3783–3788.
15. Bohorquez JL, Chandrakasan AP, Dawson JL. A 350μW CMOS MSK Transmitter and 400μW OOK Super-Regenerative Receiver for Medical Implant Communications. IEEE J. Solid-State Circuits. 2009 Apr; 44(4):1248–1259.

16. Bradley, PD. An ultra low power, high performance Medical Implant Communication System (MICS) transceiver for implantable devices; IEEE Biomedical Circuits and Systems Conf; 2006 Nov. p. 158-161.
17. Chee Y, Niknejad A, Rabaey J. An Ultra-Low-Power Injection Locked Transmitter for Wireless Sensor Networks. IEEE Journal of Solid-State Circuits. 2006 Aug; 41(8):1740–1748.
18. Raja, M.; Yong, P. A 52 pJ/bit OOK transmitter with adaptable data rate; IEEE Asian Solid-State Circuits Conference; 2008 Nov. p. 341-344.
19. Daly DC, Chandrakasan AP. An Energy-Efficient OOK Transceiver for Wireless Sensor Networks. IEEE Journal of Solid-State Circuits. 2007 May; 42(5):1003–1011.
20. Paidimarri A, Nadeau PM, Mercier PP, Chandrakasan AP. A 2.4 GHz Multi-Channel FBAR-based Transmitter With an Integrated Pulse-Shaping Power Amplifier. IEEE Journal of Solid-State Circuits. 2013 Apr; 48(4):1042–1054.
21. Chow, EY.; Chakraborty, S.; Chappell, WJ.; Irazoqui, PP. Mixed-signal integrated circuits for self-contained sub-cubic millimeter biomedical implants, in; IEEE ISSCC Dig. Tech. Papers; 2010 Feb. p. 236-237.
22. Chen G, Ghaed H, Haque R-u, Wieckowski M, Kim Y, Kim G, Fick D, Kim D, Seok M, Wise K, Blaauw D, Sylvester D. A cubic-millimeter energy-autonomous wireless intraocular pressure monitor. IEEE ISSCC Dig. Tech. Papers. 2011 Feb.:310–312.
23. Mercier, PP.; Daly, DC.; Bhardwaj, M.; Wentzloff, DD.; Lee, FS.; Chandrakasan, AP. Proc. IEEE Int. Symp. on Circuits and Systems. IEEE; 2008 May. Ultra-low-power UWB for sensor network applications; p. 2562-2565.
24. Daly DC, Mercier PP, Bhardwaj M, Stone AL, Aldworth ZN, Daniel TL, Voldman J, Hildebrand JG, Chandrakasan AP. A Pulsed UWB Receiver SoC for Insect Motion Control. IEEE Journal of Solid-State Circuits. 2010 Jan; 45(1):153–166.
25. Mercier PP, Bhardwaj M, Daly DC, Chandrakasan AP. A Low-Voltage Energy-Sampling IR-UWB Digital Baseband Employing Quadratic Correlation. IEEE Journal of Solid-State Circuits. 2010 Jun; 45(6):1209–1219.
26. Mercier PP, Daly DC, Chandrakasan AP. An Energy-Efficient All-Digital UWB Transmitter Employing Dual Capacitively-Coupled Pulse-Shaping Drivers. IEEE Journal of Solid-State Circuits. 2009 Jun; 44(6):1679–1688.
27. Park Y, Wentzloff DD. An All-Digital 12 pJ/Pulse IR-UWB Transmitter Synthesized From a Standard Cell Library. IEEE Journal of Solid-State Circuits. 2011 May; 46(5):1147–1157.
28. Wang X, Fan S, Tang H, Lin L, Liu J, Fang Q, Zhao H, Wang A, Yang L-w, Zhao B. A Whole-Chip ESD-Protected 0.14-pJ/p-mV 3.110.6-GHz Impulse-Radio UWB Transmitter in 0.18 $\mu$ m CMOS. IEEE Transactions on Microwave Theory and Techniques. 2011 Apr; 59(4):1109–1116.
29. Gabriel S, Lau R, Gabriel C. The dielectric properties of biological tissues: II. Measurements in the frequency range 10 Hz to 20 GHz. Physics in Medicine and Biology. 1996; 41(11):2251–2269. [PubMed: 8938025]
30. IE3D. [Online]. Available: <http://www.mentor.com/pcb/hyperlynx/3d-em/>
31. IEEE Standard for Local and Metropolitan Area Networks - Part 15.6: Wireless Body-Area Networks. 2012 Feb.
32. Pletcher, N.; Rabaey, J. Proc. IEEE European Solid-State Circuits Conference. IEEE; 2005. A 100  $\mu$ W, 1.9GHz oscillator with fully digital frequency tuning; p. 387-390.
33. Ercegovac M, Lang T. Binary counter with counting period of one half adder independent of counter size. IEEE Transactions on Circuits and Systems. 1989 Jun; 36(6):924–926.
34. Stan M, Tenca A, Ercegovac M. Long and fast up/down counters. IEEE Transactions on Computers. 1998 Jul; 47(7):722–735.
35. Miron, D. Small Antenna Design. San Diego, CA: Elsevier; 2006.
36. Huang K-K, Brown JK, Ansari E, Rogel RR, Lee Y, Kim H, D D. Wentzloff, An Ultra-Low-Power 9.8 GHz Crystal-Less UWB Transceiver With Digital Baseband Integrated in 0.18  $\mu$ m BiCMOS. IEEE Journal of Solid-State Circuits. 2013:1–12.



## Biographies

**Patrick P. Mercier** (S'04-M'12) received the B.Sc. degree in electrical and computer engineering from the University of Alberta, Edmonton, AB, Canada, in 2006, and the S.M. and Ph.D. degrees in electrical engineering and computer science from the Massachusetts Institute of Technology (MIT), Cambridge, MA, in 2008 and 2012, respectively.

He is currently an Assistant Professor at the University of California, San Diego (UCSD), in the department of Electrical and Computer Engineering. His research interests include the design of energy-efficient microsystems, focusing on the design of RF circuits, power converters, and sensor interfaces for biomedical and implantable applications.

Prof. Mercier was a co-recipient of the 2009 ISSCC Jack Kilby Award for Outstanding Student Paper at ISSCC 2010. He also received a Natural Sciences and Engineering Council of Canada (NSERC) Julie Payette fellowship in 2006, NSERC Postgraduate Scholarships in 2007 and 2009, an Intel Ph.D. Fellowship in 2009, and a Graduate Teaching Award in Electrical and Computer Engineering at UCSD in 2013. He currently serves as an Associate Editor of the IEEE Transactions on Biomedical Circuits and Systems.

**Saurav Bandyopadhyay** (S08-M13) received the B.Tech. (Hons.) degree in electronics and electrical communication engineering and M. Tech degree in microelectronics and VLSI design from the Indian Institute of Technology (IIT), Kharagpur, India, in 2008, and the S.M. and Ph.D. degrees in electrical engineering and computer science from the Massachusetts Institute of Technology (MIT), Cambridge, in 2010 and 2013 respectively.

He is currently a power management IC designer in Texas Instruments, Dallas, TX. His research interests include power management and energy-efficient integrated mixed signal integrated circuits and systems.

Mr. Bandyopadhyay is the co-recipient of the Arun Kumar Choudhury Best Paper Award at the 21st International Conference on VLSI Design, 2008.

**Andrew C. Lysaght** received the B.S. and M.S. degrees in mechanical engineering from the University of Connecticut, Storrs, CT in 2006 and 2008, respectively. He is currently completing a Ph.D. thesis in the joint health sciences and technology program at Harvard University and the Massachusetts Institute of Technology (MIT), Cambridge, MA.

His thesis research applies next generation sequencing and proteomics techniques to the mammalian auditory system to elucidate molecular mechanisms of hearing decline and build insight towards useful diagnostic tools.

**Konstantina M. Stankovic** trained at Massachusetts Institute of Technology (B.Sc. degrees in physics and biology, Ph.D. degree) and Harvard Medical School (M.D. degree, residency in otolaryngology, postdoctoral research fellowship, clinical fellowship in neurotology skull base surgery). She is currently an Assistant Professor of Otolaryngology and Laryngology at Harvard Medical School, and an Associate Surgeon at Massachusetts Eye and Ear Infirmary in Boston. Her research program is cross-disciplinary and focused on hearing loss. She


combines tools of systems neuroscience with electronics, optics and molecular studies to develop novel diagnostics, prognostics and therapeutics for deafness. She serves on the Editorial Board of Otology and Neurotology, and is President of the American Auditory Society.

**Anantha P. Chandrakasan** (F'04) received the B.S, M.S. and Ph.D. degrees in Electrical Engineering and Computer Sciences from the University of California, Berkeley, in 1989, 1990, and 1994 respectively. Since September 1994, he has been with the Massachusetts Institute of Technology, Cambridge, where he is currently the Joseph F. and Nancy P. Keithley Professor of Electrical Engineering.


He was a co-recipient of several awards including the 1993 IEEE Communications Society's Best Tutorial Paper Award, the IEEE Electron Devices Society's 1997 Paul Rappaport Award for the Best Paper in an EDS publication during 1997, the 1999 DAC Design Contest Award, the 2004 DAC/ISSCC Student Design Contest Award, the 2007 ISSCC Beatrice Winner Award for Editorial Excellence and the ISSCC Jack Kilby Award for Outstanding Student Paper (2007, 2008, 2009). He received the 2009 Semiconductor Industry Association (SIA) University Researcher Award. He is the recipient of the 2013 IEEE Donald O. Pederson Award in Solid-State Circuits.

His research interests include micro-power digital and mixed-signal integrated circuit design, wireless microsensor system design, portable multimedia devices, energy efficient radios and emerging technologies. He is a co-author of *Low Power Digital CMOS Design* (Kluwer Academic Publishers, 1995), *Digital Integrated Circuits* (Pearson Prentice-Hall, 2003, 2nd edition), and *Sub-threshold Design for Ultra-Low Power Systems* (Springer 2006). He is also a co-editor of *Low Power CMOS Design* (IEEE Press, 1998), *Design of High-Performance Microprocessor Circuits* (IEEE Press, 2000), and *Leakage in Nanometer CMOS Technologies* (Springer, 2005).


He has served as a technical program co-chair for the 1997 International Symposium on Low Power Electronics and Design (ISLPED), VLSI Design '98, and the 1998 IEEE Workshop on Signal Processing Systems. He was the Signal Processing Sub-committee Chair for ISSCC 1999–2001, the Program Vice-Chair for ISSCC 2002, the Program Chair for ISSCC 2003, the Technology Directions Sub-committee Chair for ISSCC 2004–2009, and the Conference Chair for ISSCC 2010–2013. He is the Conference Chair for ISSCC 2014. He was an Associate Editor for the IEEE Journal of Solid-State Circuits from 1998 to 2001. He served on SSCS AdCom from 2000 to 2007 and he was the meetings committee chair from 2004 to 2007. He was the Director of the MIT Microsystems Technology Laboratories from 2006 to 2011. Since July 2011, he is the Head of the MIT EECS Department.




**Fig. 1.** Architecture of the endocochlear potential harvesting, sensing, and communicating system.




**Fig. 2.**  
Simplified block diagram of the direct-RF power oscillator transmitter.




**Fig. 3.** Electromagnetic simulation results for varying the antenna height for a fixed, 3 mm antenna width.



**Fig. 4.** Detailed circuit schematic of the 2.4 GHz radio transmitter with integrated wireless energy receiver. High- $V_t$  switches are shown in green, and signals operating from the charge pump supply are shown in red with dash-dot lines.




**Fig. 5.** Simulated capacitor quality factor versus parasitic switch capacitance for single-ended and differential switches.




**Fig. 6.** Current-starved ring oscillator schematic. High- $V_t$  devices are shown in green.







**Fig. 7.**  
Main data path of the modulator.




**Fig. 8.** Circuit schematic of the 7-bit (5-bit output) counter, with the 5-bit comparator used to set the transmitted packet length.




**Fig. 9.**  
Die photograph.




**Fig. 10.** Photograph of the chip-on-board package (the protective epoxy covering the chip is not shown for clarity).




**Fig. 11.** Active-mode output power of the radio transmitter measured from approximately 5 mm from the on-board loop antenna, plotted versus power oscillator current configuration settings.



**Fig. 12.** Measured active-mode power consumption of the transmitter plotted versus power oscillator current configuration settings.




(a) OOK modulation at 1 Mb/s (dark) and 10 Mb/s (light).




(b) FSK modulation at 1 Mb/s (dark) and near-MSK 2.5 Mb/s (light).

**Fig. 13.** Measured spectra taken using a  $\lambda/4$  whip antenna a few centimeters from the on-board loop antenna.




**Fig. 14.** Measured transient response, showing a 180 ns startup time between an enable signal and RF output.





**Fig. 15.** Measured energy required for every cycle of the ring oscillator at  $V_{DD} = 0.8$  V.



**Fig. 16.** Measured standby power of the radio transmitter plotted versus various system supply voltages.

Performance of a  $3 \times 4 \text{ mm}^2$  loop antenna in free space and biological tissue environments at various ISM bands

TABLE I

	400 MHz			900 MHz			2.4 GHz			5.8 GHz		
	$\eta_{rad}$	Q	L [nH]	$\eta_{rad}$	Q	L [nH]	$\eta_{rad}$	Q	L [nH]	$\eta_{rad}$	Q	L [nH]
Simulated (air/FR-4)	0.003%	91	10.5	0.04%	124	10.6	0.8%	105	12.6	6%	No longer	
Simulated (bio/FR-4)	0.00004%	75	10.3	0.006%	90	10.6	0.05%	33	14.6	2%	inductive	
Simulated (bio/Rogers)	0.00004%	76	10.3	0.006%	98	10.5	0.05%	46	13.6	2%		

**TABLE II**

Summary of chip results

<b>Technology</b>	0.18 $\mu\text{m}$	<b>Standby power (0.8 V)</b>	39.7 $\mu\text{W}$
<b>Core area</b>	0.035 $\text{mm}^2$	<b>Active power (0.8 V)</b>	191 $\mu\text{W}$
<b>Supply</b>	0.8–1.0 V	<b>Active E/bit (5 Mb/s)</b>	38 $\text{pJ/bit}$
<b>Inst. data rate</b>	1–10 Mb/s	<b>Average power (1 b/s)</b>	78 $\mu\text{W}$
<b>PN @ 1MHz</b>	-105 dBc/Hz	<b>Max output power (IV)</b>	-20 dBm

Author Manuscript

Author Manuscript

Author Manuscript

Author Manuscript

Measured standby-mode power breakdown at various supply voltages compared to simulated results.

**TABLE III**

$V_{DD}$ [V]	Standby power consumption [pW]				
	PO	Ring Osc.	Digital	$V_{PUMP}$	Total
0.8 (simulated TT)	0.6	7.8	1.0	9.1	18.7
0.8 (simulated FF)	1.3	27.2	3.3	29.4	61.4
0.8 (measured)	0.7	16.5	4.7	14.8	39.7
0.9 (measured)	0.8	18.8	5.1	17.6	45.8
1.0 (measured)	0.9	21.1	5.9	22.2	60.3

Author Manuscript

Author Manuscript

Author Manuscript

Author Manuscript

Measured active-mode power breakdown of the radio transmitter operating at 0.8 V and at a frequency of 2.48 GHz.

**TABLE IV**

Mod.	Output Power	Active-mode power consumption [ $\mu$ W]				
		PO	Ring	Digital	Total	
OOK	> -29 dBm	191	0.1	0.1	0.3	191
FSK	> -26 dBm	374	0.1	0.2	0.2	374

**TABLE V**

Comparison of previously published energy efficient and/or low power transmitters.

Reference	Frequency [MHz]	Data rate [Mbps]	$P_{out}$ [dBm]	Energy/bit [pJ]	Standby power [pW]
[5]	900	5	-10	140	*
[15]	400	0.12	-16	2900	*
[16]	400	0.8	-4.5	< 14,400	≈20,000
[17]	1900	0.33	0.8	4050	*
[18]	433	3/10	-12.7	187/52	*
[19]	900	1	-11.4	3800	*
[20]	2400	1/10	-10	483/48	*
[21]	2400	0.042	-45	29,000	< 675
[22]	570/690	10	-10	4700	3,300
[36]	9800	0.03	0.1	747	170
<b>This work</b>	<b>2400</b>	<b>5</b>	<b>&gt; -29</b>	<b>38</b>	<b>39.7</b>

\* Most transmitter publications do not report standby/leakage power.