Advanced Search
DSpace@MIT

5GHz CMOS resonant clock buffer with quadrature generation for fiber optic applications

Research and Teaching Output of the MIT Community

Show simple item record

dc.contributor.advisor Lawrence De Vito and Anantha P. Chandrakasan. en_US
dc.contributor.author Brasca, Claudio M. E en_US
dc.contributor.other Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. en_US
dc.date.accessioned 2006-03-21T21:09:11Z
dc.date.available 2006-03-21T21:09:11Z
dc.date.copyright 2004 en_US
dc.date.issued 2004 en_US
dc.identifier.uri http://hdl.handle.net/1721.1/30370
dc.description Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2004. en_US
dc.description This electronic version was submitted by the student author. The certified thesis is available in the Institute Archives and Special Collections. en_US
dc.description Includes bibliographical references (leaves 102-104). en_US
dc.description.abstract Clock buffers constitute a major source of power dissipation in VLSI circuits. In CMOS the load is primarily capacitive and hence an inductive shunt can reduce real power needs. This almost-adiabatic topology is referred to as a resonant buffer. Two resonant buffers can be actively controlled by additional variable capacitance, to deliver quadrature signals from a single incoming clock. The cost of this quadrature generation is added complexity of control algorithm and the advantage is 85% less power than alternate methods. This topology is used to create quadrature signals and drive the clock inputs of a bang-bang half-rate phase detector in a 10GBit/sec Clock and Data Recovery Circuit. The 0.13um CMOS implementation shows significant power savings. A useful closed form expression for jitter transfer characteristic of generic linear-time-invariant filters is derived and applied to the proposed buffer to show it can be transparently integrated in existing CDR architectures. The work for this thesis was conducted in part at Analog Devices Inc. en_US
dc.description.statementofresponsibility by Claudio M.E. Brasca. en_US
dc.format.extent 104 leaves en_US
dc.format.extent 966301 bytes
dc.format.extent 929309 bytes
dc.format.mimetype application/pdf
dc.format.mimetype application/pdf
dc.language.iso eng en_US
dc.publisher Massachusetts Institute of Technology en_US
dc.rights M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. en_US
dc.rights.uri http://dspace.mit.edu/handle/1721.1/7582
dc.subject Electrical Engineering and Computer Science. en_US
dc.title 5GHz CMOS resonant clock buffer with quadrature generation for fiber optic applications en_US
dc.title.alternative Five gigahertz complementary metal oxide semiconductor resonant clock buffer with quadrature generation for fiber optic applications en_US
dc.type Thesis en_US
dc.description.degree M.Eng. en_US
dc.contributor.department Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. en_US
dc.identifier.oclc 62239329 en_US


Files in this item

Name Size Format Description
62239329.pdf 943.6Kb PDF Preview, non-printable (open to all)
62239329-MIT.pdf 907.5Kb PDF Full printable version (MIT only)

This item appears in the following Collection(s)

Show simple item record

MIT-Mirage