Login

Custom Integrated Circuits

Show full item record




Title: Custom Integrated Circuits
Author: Allen, Jonathan; Wyatt, John L., Jr.; White, Jacob K.; Devadas, Srinivas; Armstrong, Robert C.; Baltus, Donald G.; McDonald, Robert G.; Tan, Chin Hwee; Horn, Berthold K. P.; Lee, Hae-Seung; Sodini, Charles G.; Keast, Craig L.; Masaki, Ichiro; Decker, Steven J.; Dron, Lisa G.; Elfadel, Ibrahim M.; Hakkarainen, J. Mikko; Herrmann, Frederick P.; Martin, David R.; McQuirk, Ignacio S.; Reichelt, Mark W.; Seidel, Mark N.; Silveira, Luis M.; Umminger, Christopher B.; Yu, Paul C.; Lumsdaine, Andrew; Rahmat, Khalid; Antoniadis, Dimitri A.; Cai, Xuejun; Kamon, Mattan; Yie, He; Schmidt, Martin A.; Senturia, Stephen D.; Phillips, Joel R.; van der Zant, Herre S. J.; Orlando, Terry P.; Kim, Songmin; Nabors, Keith S.; Chou, Michael T.; Korsmeyer, F. Thomas; Leeb, Steven B.; Alidina, Mazhar M.; Bhagwati, Vishal L.; Liao, Stan Y.; Monteiro, José C.; Rinderknecht, W. John; Shen, Amelia H.
Publisher: Research Laboratory of Electronics (RLE) at the Massachusetts Institute of Technology (MIT)
Issue Date: 1993-01-01
Description: Contains table of contents for Part III, table of contents for Section 1 and reports on ten research projects.
URI: http://hdl.handle.net/1721.1/57256
Other Identifiers: RLE_PR_136_03_01s_01
Is Part Of Massachusetts Institute of Technology, Research Laboratory of Electronics, Progress Report, January 1 - December 31, 1993
Systems and Signals
Computer-Aided Design
Custom Integrated Circuits
Series/Report no.: Massachusetts Institute of Technology. Research Laboratory of Electronics. Progress Report, no. 136
Keywords: Custom Integrated Circuits, Analog VLSI Systems for Integrated Image Acquisition, Analog VLSI Systems for Early Vision Processing, Parallel Algorithms for Device Simulation, Numerical Simulation of Short Channel MOS Devices, Coupled Simulation Algorithms for Microelectromechanical CAD, Numerical Techniques for Simulating Josephson Junction Arrays, Efficient 3-D Interconnect Analysis, Adaptive Gridding Techniques for Multipole-Accelerated Solution of Integral Equations, Circuit Simulation Algorithms, Techniques for Embedded System Design for Low Power Dissipation, Techniques for Formal Verification for Low Power Dissipation, Techniques for Synthesis for Low Power Dissipation

Files in this item

Files Size Format View
RLE_PR_136_03_01s_01.pdf 7.793Mb PDF View/Open

This item appears in the following Collection(s)

Show full item record

Search DSpace@MIT


Advanced Search

Browse

My Account

Links