Login

RF power potential of 45 nm CMOS technology

Show full item record




Title: RF power potential of 45 nm CMOS technology
Author: Gogineni, Usha; del Alamo, Jesus A.; Putnam, Christopher
Department: Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science
Publisher: Institute of Electrical and Electronics Engineers
Issue Date: 2010-03
Abstract: This paper presents the first measurements of the RF power performance of 45 nm CMOS devices with varying device widths and layouts. We find that 45 nm CMOS can deliver a peak output power density of around 140 mW/mm with a peak power-added efficiency (PAE) of 70% at 1.1 V. The PAE and P[subscript out] decrease with increasing device width because of a decrease in the maximum oscillation frequency (f[subscript max]) for large width devices. The PAE also decreases with increasing frequency because of a decrease in gain as the operating frequency approaches f[subscript max]. The RF power performance of 45 nm devices is shown to be very similar to that of 65 nm devices.
URI: http://hdl.handle.net/1721.1/59846
Other Identifiers: INSPEC Accession Number: 11155408
ISBN: 978-1-4244-5456-3
Citation: Gogineni, U., J.A. del Alamo, and C. Putnam. “RF power potential of 45 nm CMOS technology.” Silicon Monolithic Integrated Circuits in RF Systems (SiRF), 2010 Topical Meeting on. 2010. 204-207. © 2010 Institute of Electrical and Electronics Engineers.
Version: Final published version
Terms of Use: Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use.
Published as: http://dx.doi.org/10.1109/SMIC.2010.5422960
Journal: 2010 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)

Files in this item

Files Size Format
Downloadable Full Text - application/pdf

This item appears in the following Collection(s)

Show full item record

Search DSpace@MIT


Advanced Search

Browse

My Account

Links