# A Parallel Crossbar Routing Chip for a Shared Memory Multiprocessor

 Title: A Parallel Crossbar Routing Chip for a Shared Memory Multiprocessor Author: Minsky, Henry Issue Date: 1991-03-01 Abstract: This thesis describes the design and implementation of an integrated circuit and associated packaging to be used as the building block for the data routing network of a large scale shared memory multiprocessor system. A general purpose multiprocessor depends on high-bandwidth, low-latency communications between computing elements. This thesis describes the design and construction of RN1, a novel self-routing, enhanced crossbar switch as a CMOS VLSI chip. This chip provides the basic building block for a scalable pipelined routing network with byte-wide data channels. A series of RN1 chips can be cascaded with no additional internal network components to form a multistage fault-tolerant routing switch. The chip is designed to operate at clock frequencies up to 100Mhz using Hewlett-Packard's HP34 $1.2\\mu$ process. This aggressive performance goal demands that special attention be paid to optimization of the logic architecture and circuit design. URI: http://hdl.handle.net/1721.1/6810 Other Identifiers: AITR-1284 Series/Report no.: AITR-1284 Keywords: parallel processing, multistage routing network, computersarchitecture

## Files in this item

Files Size Format View
AITR-1284.pdf 4.341Mb PDF View/Open
AITR-1284.ps 11.92Mb Postscript View/Open