A 28nm FDSOI integrated reconfigurable switched-capacitor based step-up DC-DC converter with 88% peak efficiency

The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters.

<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>As Published</td>
<td><a href="http://dx.doi.org/10.1109/ESSCIRC.2014.6942074">http://dx.doi.org/10.1109/ESSCIRC.2014.6942074</a></td>
</tr>
<tr>
<td>Publisher</td>
<td>Institute of Electrical and Electronics Engineers (IEEE)</td>
</tr>
<tr>
<td>Version</td>
<td>Author's final manuscript</td>
</tr>
<tr>
<td>Accessed</td>
<td>Sun Dec 16 03:38:09 EST 2018</td>
</tr>
<tr>
<td>Citable Link</td>
<td><a href="http://hdl.handle.net/1721.1/102279">http://hdl.handle.net/1721.1/102279</a></td>
</tr>
<tr>
<td>Terms of Use</td>
<td>Creative Commons Attribution-Noncommercial-Share Alike</td>
</tr>
<tr>
<td>Detailed Terms</td>
<td><a href="http://creativecommons.org/licenses/by-nc-sa/4.0/">http://creativecommons.org/licenses/by-nc-sa/4.0/</a></td>
</tr>
</tbody>
</table>
Abstract—This paper presents a fully integrated, reconfigurable switched-capacitor based step-up DC-DC converter in a 28nm FDSOI process. Three reconfigurable step-up conversion ratios (5/2, 2/1, 3/2) have been implemented which can provide a wide range of output voltage from 1.2V to 2.4V with a nominal input voltage of 1V. We propose a topology for the 5/2 mode which improves the efficiency by reducing the bottom-plate parasitic loss compared to a conventional series-parallel topology, while delivering the same amount of output power. Further, the proposed topology benefits from using core 1V devices for all charge-transfer switches without incurring any voltage over stress. The converter can deliver load current in the range of 10 μA to 500 μA, achieving a peak efficiency of 88%, using only on-chip MOS and MOM capacitors for a high density implementation.

Index Terms—Reconfigurable, Step-up DC-DC Converter, Switched Capacitor, Bottom-plate Parasitic Capacitance, Voltage Overstress Limitation, FDSOI, Body Biasing

I. INTRODUCTION

W ITH increasing integration of analog, digital and RF circuits in modern systems-on-chip (SoCs), there is a demand for a wide range of unique power supplies to cater to different functionalities. Hence, an on-chip power management unit (PMU) is necessary to efficiently convert and deliver these diverse power supplies from a single source. With the progress of CMOS scaling, the nominal supply voltage ($V_{dd}$) of the transistors has substantially decreased. For modern CMOS processes $V_{dd}$ is around 1V, at which typical circuits operate. However, certain functionalities can necessitate generating voltages that are higher than $V_{dd}$. One such example is body-biasing [1]. It is well-known that the threshold voltage ($V_t$) of a transistor can be modulated by applying an appropriate body-bias voltage. This effect is more prominent in FDSOI (Fully Depleted Silicon On Insulator) transistors, for which we can apply a wide range ($>> V_{dd}$) of body-bias voltage. A step-up converter is necessary for generating these body-bias voltages. Another application for step-up converters is non-volatile memory [2], e.g. ReRAM, FeRAM etc., which operates at voltages higher than $V_{dd}$. Furthermore, applications like energy harvesting [3], [4] need to boost the source voltage to generate a higher output voltage. Thus, step-up DC-DC converters are an important component in the PMU for these kind of applications.

Fully integrated switched-capacitor (SC) based converters can achieve high conversion efficiency [5]–[7] and power density [8], which are key for on-chip implementation. To benefit from CMOS scaling, SC converters should utilize core transistors as charge-transfer switches, which offer lower on-resistance ($R_{on}$) with reduced capacitance. However, in order to avoid voltage over stress, these transistors cannot be operated with a gate-to-source/drain voltage of more than $V_{dd}$. This makes it very challenging [9] to design integrated step-up SC converters that ensure no over stress on transistors. Furthermore, another design challenge for SC converters is reconfigurability [10], [11]. It enables the same converter to be efficiently used to generate a wide range of output voltages, rather than using separate converters for each output voltage.

In this work we implement a reconfigurable step-up SC converter with 3 conversion ratios of 5/2, 2/1 and 3/2. This converter provides a wide range of output voltage from 1.2V to 2.4V, with a fixed input supply voltage of 1V. The step-up converter has been designed to obviate the need of using high voltage I/O transistors which otherwise would have degraded the efficiency owing to their higher $R_{on}$ and capacitance, along with increasing the area. Additionally, a topology is proposed for the 5/2 mode which improves efficiency by reducing the bottom-plate parasitic loss as compared to a conventional series-parallel topology [12]. The converter was implemented in a 28nm FDSOI process [13]–[15] using only on-chip MOS and MOM (Metal-Oxide-Metal) capacitors that do not require any extra fabrication steps, unlike MIM (Metal-Insulator-Metal) [6] and trench capacitors [5].

This converter is designed specifically to generate body-bias voltages for SRAMs. Body-biasing is used to modulate threshold voltage ($V_t$) of transistors. This effect is more pronounced for FDSOI transistors [1], where the change in $V_t$ is linear with the amount of body-bias applied. In SRAMs body-biasing can be used to improve read/write margins. To generate a wide range of body-bias voltage this reconfigurable step-up converter can be used. Since body-biasing can be dynamic, hence, the converter needs to supply some load current (typically a few 100 μA's).

This paper is organized as follows. Section II discusses the operation of the various conversion modes and also presents a performance comparison of the proposed topology for the 5/2
mode as compared to the conventional series-parallel topology. In section III, the MOS implementation of the converter is described along with the required driver circuitry. Section IV illustrates the overall architecture of the step-up converter along with the necessary auxiliary circuits. Section V presents the measured performance of the converter for various operating modes and load currents. Concluding remarks are discussed in section VI.

II. RECONFIGURABLE STEP-UP SC MODULE

Fig. 1 shows the switch level schematic of a single module of the reconfigurable step-up converter. A module is comprised of two identical sub-modules (A and B) which are connected by switch $S_8$. Each sub-module consists of 7 switches ($S_1 - S_7$), 2 charge-transfer capacitors ($C_1, C_2$) and is driven by two non-overlapping, complementary clocks ($CLK_1, CLK_2$). Additionally, sub-module A operates out-of-phase with sub-module B. This design strategy allows us to reuse simple 2/1 sub-modules to design a more complex 5/2 conversion module.

![Fig. 1. Reconfigurable step-up switched capacitor module.](image)

Fig. 1 shows the switch level schematic of a single module of the reconfigurable step-up converter. A module is comprised of two identical sub-modules (A and B) which are connected by switch $S_8$. Each sub-module consists of 7 switches ($S_1 - S_7$), 2 charge-transfer capacitors ($C_1, C_2$) and is driven by two non-overlapping, complementary clocks ($CLK_1, CLK_2$). Additionally, sub-module A operates out-of-phase with sub-module B. This design strategy allows us to reuse simple 2/1 sub-modules to design a more complex 5/2 conversion module.

The proposed topology reduces output voltage ripple by $2\times$ compared to the conventional case.

Second and more importantly, the proposed topology offers better performance in terms of reducing bottom-plate parasitic loss, which is a significant component of the overall loss for on-chip implementation of the charge-transfer capacitors [11], [16]. On-chip capacitors offer a much higher energy density compared to their off-chip counterparts, but they suffer from having considerably more parasitic capacitance (associated with their bottom or top plate and the substrate). This parasitic can be as high as 5-10% [16] of the actual capacitance for the MOS capacitors used in this design. In SC converters, this parasitic capacitor gets charged in one phase and loses that energy by discharging in the other phase. The bottom (or top)-plate parasitic loss associated with this voltage swing ($V_{par}$) can severely degrade the efficiency of the converter especially for low output power levels [11], [17]. This charge-discharge loss can be calculated for each parasitic capacitor as: $P_{bot} = C_{par}V_{par}^2f_{sw}$. The proposed implementation for the 5/2 mode significantly decreases this loss component by reducing the swing of the bottom (or top) plate of the charge-transfer capacitors. It can be observed from Fig. 2 that, 

$$P_{bot(\text{prop.})} = \alpha C_f \left( \frac{V^2_{in}}{2} + \left( \frac{V_{in}}{2} \right)^2 + V^2_{in} + \left( \frac{V_{in}}{2} \right)^2 \right) f_{sw}$$

$$= 2.5\alpha C_f V^2_{in} f_{sw}$$

(1)

where $\alpha$ denotes the ratio of the bottom-plate parasitic capacitor and the corresponding charge-transfer capacitor ($C_f$) and $f_{sw}$ denotes the switching frequency of the converter. The four components for calculating $P_{bot}$ in (1) arise from the parasitic capacitances associated with the four charge-transfer capacitors, $C_{1a}, C_{2a}, C_{1b}$ and $C_{2b}$ respectively. For the conventional series-parallel implementation, this loss can be similarly calculated as

$$P_{bot(\text{conv.})} = \alpha C_f \times$$

$$\left( \frac{3V^2_{in}}{2} + \left( \frac{V_{in}}{2} \right)^2 + \left( \frac{3V_{in}}{2} \right)^2 + V^2_{in} \right) f_{sw}$$

$$= 5.75\alpha C_f V^2_{in} f_{sw}$$

(2)

Hence we get a 2.3X reduction in bottom-plate parasitic loss which significantly improves the efficiency. As seen from Fig. 3(b), for the ideal converter with 2% bottom-plate parasitic ($\alpha = 0.02$), we can get an efficiency improvement as high as 15%. This comparison assumes that the total amount of charge-transfer capacitance, the load capacitance and the load resistance are the same for both topologies. It should be noted that the efficiency improvement in the proposed topology is not at the expense of power-density. Fig. 3(a) shows that both the topologies offer similar output impedance, $R_{OUT} = \frac{1}{C_{fsw}}$, (Appendix), and hence they can deliver similar amount of load power.

The operation in the other two modes (2/1 and 3/2) is illustrated in Fig. 4. It may be noted that in mode 2/1 the capacitors $C_1$ and $C_2$, in each sub-module, work exactly in
the same manner. Hence, for clarity, only one \((C_2)\) is shown in Fig. 4. The bottom-plate loss for the modes 2/1 and 3/2 can be calculated as follows:

\[
P_{\text{bot}}(2/1) = \alpha C_f \left( V_{in}^2 + V_{in}^2 + V_{in}^2 + V_{in}^2 \right) f_{sw}
= 4\alpha C_f V_{in}^2 f_{sw}
\]

(3)

\[
P_{\text{bot}}(3/2) = \alpha C_f \left( \frac{V_{in}}{2} \right)^2 + \left( \frac{V_{in}}{2} \right)^2 f_{sw}
= 0.5\alpha C_f V_{in}^2 f_{sw}
\]

(4)

The switch configuration for the two sub-modules in the 3 different modes is shown in Table.I. As seen from the table, the ON phase of each switch in sub-module \(A\) is opposite to that in sub-module \(B\). This greatly simplifies the design of the converter, since the same sub-module and its associated control and gate-drive circuitry can be reused by just flipping the 2 clock inputs.
The power delivered to the load \( P_{\text{out}} = I_{\text{load}} \times V_{\text{out}} \) in the 3 different modes can be calculated as follows:

\[
P_{\text{out}}(5/2) = \left( \frac{5V_{\text{in}}}{2} - V_{\text{out}} \right) C_f f_{\text{sw}} \times V_{\text{out}}
\]
\[
= I_{\text{load}} \times \left( \frac{5V_{\text{in}}}{2} - \frac{I_{\text{load}}}{C_f f_{\text{sw}}} \right)
\]
\[\text{(5)}\]

\[
P_{\text{out}}(2/1) = 4 \left( 2V_{\text{in}} - V_{\text{out}} \right) C_f f_{\text{sw}} \times V_{\text{out}}
\]
\[
= I_{\text{load}} \times \left( 2V_{\text{in}} - \frac{I_{\text{load}}}{4C_f f_{\text{sw}}} \right)
\]
\[\text{(6)}\]

\[
P_{\text{out}}(3/2) = 2 \left( \frac{3V_{\text{in}}}{2} - V_{\text{out}} \right) C_f f_{\text{sw}} \times V_{\text{out}}
\]
\[
= I_{\text{load}} \times \left( \frac{3V_{\text{in}}}{2} - \frac{I_{\text{load}}}{2C_f f_{\text{sw}}} \right)
\]
\[\text{(7)}\]

where \( I_{\text{load}} \) denotes the load (i.e. output) current, \( V_{\text{out}} \) denotes the output voltage, and \( C_f \) denotes each of the four charge-transfer capacitors in a single module. The \( I_{\text{load}} \) in equations (5)-(7) is calculated from the summation of the charge transferred (Appendix) to the output node by each flying capacitor, i.e. \( I_{\text{load}} = \sum q_{\text{out},C_i} \times f_{\text{sw}} = \sum C_i \Delta V_{C_i} \times f_{\text{sw}} \). As seen from the above equations, maximum power can be delivered to the load in the mode 2/1. Equivalently, a given amount of load current can be delivered with a lower switching frequency in the 2/1 mode as compared to the other two modes.

### III. MOS IMPLEMENTATION OF THE SUB-MODULE

In this design, all the charge-transfer switches in the main converter module have been implemented with core (1V) transistors. It is important to ensure that none of the transistors are overstressed due to application of a gate-to-source (\( V_{GS} \)) or drain-to-source (\( V_{DS} \)) voltage higher than the nominal supply voltage, \( V_{dd} \). Fig. 5 shows the MOS implementation of the switches for a sub-module and the associated gate-drive levels for them. The bottom-plate of both the capacitors \( C_1 \) and \( C_2 \) remain within the voltage range of 0 to \( V_{dd} \). Hence the switches \( (S_1, S_2, S_4, S_5) \) which are connected to the bottom-plates of \( C_1 \) and \( C_2 \) have been implemented with regular PMOS \((S_{1P}, S_{3P})\) and NMOS \((S_{2N}, S_{5N})\) transistors. Although not shown in the figure, these transistors are driven by buffers in the voltage range 0 to \( V_{dd} \).

Switch \( S_3 \) connects the top-plate of capacitor \( C_1 \) to \( V_{dd} \) and is turned OFF when the top-plate of \( C_1 \) goes to \( 2V_{dd} \). Hence, it is implemented with an NMOS transistor \((S_{3N})\) with a gate drive between \( V_{dd} \) and \( 2V_{dd} \), to avoid \( V_{GS} \) overstress. It may be noted that the body terminal of \( S_3 \) is connected to \( V_{dd} \), which is also its source terminal. This is done to avoid the increase in its threshold voltage due to reverse body-biasing if the body terminal was connected to ground. Hence, a flip-well device (NMOS on n-well) is used for this switch. Flip-well devices [15] are a standard feature for FDSOI technology. In a regular bulk-CMOS technology, this can be achieved by using a triple-well transistor.

Switch \( S_6 \) needs to connect the top-plate of the capacitor \( C_2 \) to the output voltage node \( V_{out} \) and is OFF otherwise. Hence, it is implemented with a regular PMOS transistor \((S_{6P})\) but with a gate drive between \( (V_{out} - V_{dd}) \) and \( V_{out} \), so that the maximum \( V_{GS} \) applied is \( V_{dd} \) and the transistor is not overstressed. The body-terminal of this PMOS transistor is connected to \( V_{in}(= V_{dd}) \), which is lower than its source potential \(( = V_{out})\). Thus a forward body-bias (FBB) is applied to this PMOS, which reduces its \( V_t \) and helps in improving its overdrive voltage \(( = V_{SG} - V_t)\). The gate-drive of \( S_6 \) is provided by the ‘\( V_o - V_i \) shifter’ circuit shown in Fig.6.

Switch \( S_7 \) operates in a wide range of voltage levels, which depend on the conversion mode. It needs to block a voltage of \( (V_{out} - V_{dd}) \) across it, which can be as high as \( 2.5 - 1 = 1.5V \) in 5/2 mode. Hence, to avoid a \( V_{DS} \) overstress, it is implemented with a cascode of two 1V regular PMOS transistors \((S_{7PL} \text{ and } S_{7PH})\). Fig.7 shows the gate voltages required to drive this cascode switch structure in the 3 different modes, while ensuring that \( V_{SG} \) and \( V_{SD} \) of both the PMOS transistors are \( \leq V_{in}(= V_{dd}) \). Conventionally [18] a

### TABLE I

**SWITCH CONFIGURATION OF THE TWO SUB-MODULES IN THE 3 DIFFERENT MODES**

<table>
<thead>
<tr>
<th>Switch</th>
<th>S1</th>
<th>S2</th>
<th>S3</th>
<th>S4</th>
<th>S5</th>
<th>S6</th>
<th>S7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mode 5/2</td>
<td>( \Phi_2 )</td>
<td>( \Phi_1 )</td>
<td>( \Phi_1 )</td>
<td>OFF</td>
<td>( \Phi_2 )</td>
<td>( \Phi_1 )</td>
<td>( \Phi_2 )</td>
</tr>
<tr>
<td>Mode 2/1</td>
<td>( \Phi_1 )</td>
<td>( \Phi_2 )</td>
<td>( \Phi_2 )</td>
<td>( \Phi_1 )</td>
<td>( \Phi_2 )</td>
<td>( \Phi_1 )</td>
<td>( \Phi_2 )</td>
</tr>
<tr>
<td>Mode 3/2</td>
<td>OFF</td>
<td>OFF</td>
<td>( \Phi_2 )</td>
<td>OFF</td>
<td>( \Phi_2 )</td>
<td>( \Phi_1 )</td>
<td>( \Phi_2 )</td>
</tr>
</tbody>
</table>

(a) Sub-module A

<table>
<thead>
<tr>
<th>Switch</th>
<th>S1</th>
<th>S2</th>
<th>S3</th>
<th>S4</th>
<th>S5</th>
<th>S6</th>
<th>S7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mode 5/2</td>
<td>( \Phi_1 )</td>
<td>( \Phi_2 )</td>
<td>( \Phi_2 )</td>
<td>( \Phi_1 )</td>
<td>OFF</td>
<td>( \Phi_2 )</td>
<td>( \Phi_1 )</td>
</tr>
<tr>
<td>Mode 2/1</td>
<td>( \Phi_2 )</td>
<td>( \Phi_1 )</td>
<td>( \Phi_1 )</td>
<td>( \Phi_2 )</td>
<td>( \Phi_1 )</td>
<td>( \Phi_2 )</td>
<td>( \Phi_1 )</td>
</tr>
<tr>
<td>Mode 3/2</td>
<td>OFF</td>
<td>OFF</td>
<td>( \Phi_1 )</td>
<td>OFF</td>
<td>( \Phi_2 )</td>
<td>( \Phi_1 )</td>
<td>( \Phi_2 )</td>
</tr>
</tbody>
</table>

(b) Sub-module B
suitable DC voltage needs to be generated to bias this cascode switch structure. In this design, the need for a separate DC voltage is obviated by dynamically biasing the gate of both the transistors, $S_{7PL}$ and $S_{7PH}$, to turn them ON and OFF simultaneously. It may be noted that the dynamic biasing is also dependent on the conversion mode. Hence it needs to be reconfigurable to work across all the three conversion modes (5/2, 2/1, 3/2).

Fig. 8 shows the reconfigurable gate-drive structures for switches $S_{7PL}$ and $S_{7PH}$. The $LS_{EN}$ circuit shown in Fig.8a is a modified 1-to-2 level shifter circuit with enable ($EN$). When $EN = ‘1’$, the bottom NMOS stack is cut-off, and the circuit behaves as a 1-to-2 level shifter with the capacitor $C_c$ providing the ac coupling. However, when $EN = ‘0’$ the top PMOS is cut-off. Hence, with $IN = ‘0’$ the OUT node is pulled down to ground by the bottom NMOS stack. And when $IN$ becomes ‘1’ both the top and bottom stacks are cut-off and the OUT node is pulled up to $V_{in}$ by the coupling action of the capacitor $C_c$.

Fig.8b shows the reconfigurable level shifter circuit to drive the switch $S_{7PH}$. It consists of an inverter structure formed by $P_1$ and $N_1$, whose gate and source terminals are biased dynamically to generate the required voltage level at its output node (OUT). In mode 5/2, the source of $N_1$ ($V_{S_{7P}}$) is biased at $V_{in}$. When $IN = ‘1’$, the gate of $N_1$ is at $2V_{in}$; hence it turns ON and passes $V_{in}$ to the output. During this time the PMOS $P_1$ is OFF, since its source voltage $V_{S_{7P}}(=V_{out} - V_{in})$ is less than its gate voltage ($=V_{out}$). On the other hand, when $IN = ‘0’$ the NMOS $N_1$ is turned OFF since its $V_{GS}$ is zero. Whereas, the gate of $P_1$ is biased at $V_{out} - V_{in}$ while its source is at $V_{out}$ and hence, it passes $V_{out}$ to the output node. The operation of this circuit in mode 3/2 is similar to mode 5/2, except that the low voltage level is at ground instead of $V_{in}$. This is done by biasing $V_{S_{7P}}$ to ground by a static inverter. In mode 2/1 the operation of this reconfigurable gate-drive circuit is a little different. In this mode, the PMOS $P_1$ is always kept OFF by making sure its gate and source voltages are the same and hence its $V_{SG} = 0$. On the other hand, the NMOS $N_1$ is ON in both the phases ($\Phi_1$ & $\Phi_2$). This is done by dynamically changing its gate and source voltages, such that $V_{GS}$ is always equal to $V_{in}$. And hence, only $N_1$ is used to pass both the voltage levels $V_{in}$ and 0 to the output node. The ‘$V_{o} - V_{i}$ Shifter’ block, shown in Fig.8b, is the same circuit as described in Fig.6. The logic works out such that the source of the PMOS $P_1$, i.e. $V_{S_{7P}}$, in a sub-module (e.g. A) can be driven from the gate-drive of switch $S_{7P}$ of the other sub-module ($B$, which operates out of phase with $A$). Whereas, the source node of $N_1$, i.e. $V_{S_{7N}}$, is driven to either $V_{in}$ or ground by an inverter with the associated logic circuit. Thus, the same level-shifter circuit can be reconfigured to provide different voltage levels for the gate-drive of switch $S_7$, which leads to an area-efficient implementation.

The switch $S_8$, connecting the two sub-modules, was implemented with regular 1V PMOS and NMOS transistors in a transmission gate structure, since it needs to pass a voltage of $V_{in}/2$.

The charge-transfer capacitors were implemented on-chip with high density MOS capacitors along with MOM capacitors stacked on top to improve density. 1V regular MOS transistors were used for $C_{1a}$ & $C_{1b}$. Whereas, high voltage I/O devices were used for $C_{2a}$ & $C_{2b}$, which need to support a maximum voltage of $2V_{in}$ across them. For MOS capacitors soft connection of the n-well [16], [12] was adopted. As shown in Fig.9, the n-well of the MOS transistor is biased with a high resistance to the output node $V_{out}$. This reduces the
parasitic capacitance to substrate in two ways. Firstly, the DC bias of the n-well node is set at the highest voltage in the circuit, namely $V_{out}$. This reduces the n-well to substrate capacitance ($C_{DEPL}$), which is inversely proportional to the bias voltage across it. Secondly, the n-well node is at high impedance because of the resistor $R_{bias}$. Hence, the two parasitic capacitors, $C_{DEPL}$ and $C_{BOX}$ (due to the buried oxide layer [13] in FDSOI transistors), are effectively in series. Therefore, the overall top/or bottom)-plate parasitic capacitance to the substrate is:

$$C_{parasitic} = C_{top/bot} = \frac{C_{DEPL}C_{BOX}}{C_{DEPL} + C_{BOX}} < C_{DEPL}, C_{BOX}$$

Hence, this technique significantly reduces the parasitic capacitance to ground and improves efficiency of the converter in all the 3 modes.

**Fig. 7.** Gate-drive for the cascode switch structure $S_{T_P L}$ and $S_{T_P H}$ in the 3 different modes.

**IV. OVERALL SYSTEM ARCHITECTURE**

Fig. 10 shows the overall architecture of the converter. This work implements 4-phase interleaving in order to reduce output voltage ripple. The 4-phase clock generator, shown in Fig.11, uses a cascade of D-flip-flops to divide an external clock (frequency $f_{sw}$) into 4 phases (frequency $f_{sw}/4$), each shifted by $45^\circ$. Each phase generates two complementary non-overlapping clocks, which drive a single converter module. A tunable circuit, shown in Fig.12, has been implemented to control the non-overlapping delay, which is crucial to reduce shoot-through current loss. Reconfigurable switch drivers, as
explained in the previous section, provide the gate drives for all the switches in each module. An on-chip load capacitor (300pF) provides further necessary ripple reduction at the output.

V. Results

The fully integrated step-up converter was implemented in a 28nm FDSOI process occupying a core area of 0.054mm². An additional 0.06mm² area was used to implement an on-chip load capacitor. Fig. 10 shows the die photo of the converter. The measured efficiency (\(\eta\)) of the converter with varying load current (\(I_{load}\)) and \(V_{in} = 1\)V is plotted in Fig. 13(a). The output voltage was kept constant at approximately 2.2V (mode 5/2), 1.9V (mode 2/1) and 1.3V (mode 3/2), by changing the switching frequency (\(f_{sw}/4\)) of the converter, where \(f_{sw}\) denotes the switching frequency of the main (external) clock. As seen from the figure, the converter can supply a load current in the range 10 – 500 \(\mu\)A while maintaining an efficiency of more than 70%. It achieves a peak efficiency (\(\eta_{peak}\)) of 88% for the 2/1 mode at \(P_{out} = 0.56mW\) and 82% for the 5/2 mode at \(P_{out} = 0.66mW\). The efficiency at low load currents of a few 10’s of \(\mu\)A is also quite high (> 70%). This can be mainly attributed to the fact that the bottom-plate parasitic loss is highly reduced in this implementation by careful design of topology (to minimize the bottom-plate swing) as well as by reducing the value of the parasitic capacitance. Fig. 13(b) shows the measured performance with a fixed load current of 100 \(\mu\)A and varying output voltage for the 3 modes. The converter provides an output voltage ranging from \(\approx 1.2V\) to 2.4V with more than 70% efficiency (\(V_{in} = 1\)V). Modes 3/2, 2/1 and 5/2 are used to generate \(V_{out}\) in the ranges 1.2V to 1.4V, 1.4V to 1.9V and 1.9V to 2.4V, respectively. It can be observed that increasing the switching frequency of the converter increases the output voltage by decreasing the output impedance (\(R_{OUT}\)) of the converter. However this effect saturates for higher frequencies, since the converter enters the fast-switching-limit (FSL) mode in which...
the non-zero resistance of the MOS switches limit $R_{OUT}$.

The converter functions properly even at lower $V_{in}$ values. Fig.14 shows the measured performance of the converter with $V_{in} = 0.7V$. As seen from the figure, the converter can deliver currents from $10\mu A$ to $150\mu A$, while maintaining more than 70% efficiency. For Fig.14(a), the output voltage was kept constant at approximately $1.5V$ (mode 5/2), $1.3V$ (mode 2/1) and $0.8V$ (mode 3/2), by changing the switching frequency ($f_{sw}$) of the converter. The converter achieves a peak efficiency of 86.8% in the 2/1 mode and at $P_{out} = 0.13mW$. Fig.14(b) shows the performance of the converter with a fixed load current of 100 $\mu A$. The converter provides $V_{out}$ from 0.75V to 1.5V while maintaining more than 70% efficiency, even with a low $V_{in}$ of 0.7V.

Table.II shows the performance comparison with previous works on step-up switched-capacitor DC-DC converters. This work achieves a peak-efficiency as high as 88% even with using MOS capacitors, which have a much lower density and higher parasitic capacitance as compared to MIM [6] and trench capacitors [5]. Furthermore, the output voltage range is much higher than previous works, thanks to the reconfigurability of the converter. The (unoptimized) area of the proposed converter is higher as compared to [5] and [6]. This is because a large portion of the area is occupied by the load capacitor, which has to be implemented with a low density MOM capacitor to support a high output voltage of 2.4V. Also, some of the charge-transfer capacitors have to be implemented with low density I/O transistors to support a high voltage ($V_{dd}$) across them in the 5/2 mode. If the maximum output voltage requirement is not that high, the converter area can be hugely reduced by utilizing low-voltage denser capacitors. In addition, the number of interleaving stages could be increased to reduce the amount of load capacitance needed.

As seen from Table.II, [5] achieves a slightly higher peak efficiency (90%) because of the use of highly dense (200 fF/$\mu m^2$) trench capacitors, which also have a much lesser bottom-plate parasitic capacitance as compared to a capacitor implemented with regular MOS transistors. Bottom-plate parasitic loss is a major loss component for the power levels we are dealing with. Therefore, use of trench capacitors would improve both the efficiency and the power density of the converter, even if everything else in the design is kept the same. This work achieves a higher peak efficiency (88% @ $P_{out} = 0.56mW$) than [6] (82% @ $P_{out} = 1.5mW$), which uses MIM capacitors. As seen from Table.II, the efficiency of the proposed converter is still high (83%) even at a
higher output power level of 1.73 mW. Furthermore, since the proposed converter is reconfigurable it provides a much wider output voltage range (1.2V – 2.4V) as compared to [6], while occupying similar area (taking into account the technology scaling factor).

VI. CONCLUSION
This paper presents a fully integrated, reconfigurable SC step-up DC-DC converter in a 28nm FDSOI process. The converter uses only on-chip MOS and MOM capacitors, which do not require extra fabrication steps unlike MIM and trench capacitors. It implements three conversion ratios, 5/2, 2/1 and 3/2, to provide a wide range of output voltage (1.2V – 2.4V), from a fixed input voltage of 1V. A topology was proposed for the 5/2 mode which reduces parasitic bottom-plate capacitor loss and improves efficiency compared to a conventional series-parallel topology. The design uses core 1V transistors for all charge-transfer switches with reconfigurable gate drive circuits, to eliminate steady-state voltage overstress. The converter maintains over 70% efficiency even at a load current of 10 μA, achieving a peak efficiency of 88% at an output power level of 0.56 mW in the 2/1 mode.

APPENDIX

ANNEX

Calculation for the Proposed and Conventional 5/2 Topologies

A. Proposed 5/2 topology
Referring to Fig. 2, for phase Φ1 let us denote the common top-plate node voltage of the capacitors C_{1b} and C_{2b} as V_x and the common bottom-plate node voltage of the capacitors C_{2a} and C_{2b} as V_y. Additionally, for phase Φ2 let us denote the common top-plate node voltage of the capacitors C_{1a} and C_{2a} as V_z.

Now, using charge-balance for each of the capacitors C_{1a}, C_{2a}, C_{1b} and C_{2b} in the two phases we get:

\[
q = (V_{in} - (V_{out} - V_x))C_f \tag{9a}
\]
\[
q = (V_x - (V_{out} - V_y))C_f \tag{9b}
\]
\[
q = (V_{in} - (V_x - V_{in}))C_f \tag{9c}
\]
\[
q = ((V_x - V_y) - (V_{out} - V_{in}))C_f \tag{9d}
\]

Solving the above equations we get:

\[
V_x = \frac{2V_{out} + 3V_{in}}{4} \tag{10a}
\]
\[
V_y = \frac{V_{in}}{2} \tag{10b}
\]

Therefore,

\[
I_{load} = I_{out} = q_{out}f_{sw} = 2q_{fsw} = 2(V_{in} - V_{out} + V_x)C_f f_{sw} = 2\left(\frac{5V_{in}}{4} - \frac{V_{out}}{2}\right)C_f f_{sw}
\]
\[
\implies I_{out} = \left(\frac{5V_{in}}{2} - V_{out}\right)C_f f_{sw} \tag{11}
\]

Hence,

\[
R_{OUT_{prop}} = \frac{1}{C_f f_{sw}} \tag{12}
\]

B. Conventional series-parallel 5/2 topology
Referring to Fig. 2, for phase Φ1 let us denote the common node voltage of the capacitors C_{1a} and C_{2a} (which is same as that of C_{1b} and C_{2b} by symmetry) as V_x. Additionally, for phase Φ2 let us denote the common node voltage of the capacitors C_{2a} and C_{2b} as V_y.

Now, using charge-balance for each of the capacitors C_{1a}, C_{2a}, C_{1b} and C_{2b} in the two phases we get:

\[
q = (V_{in} - (V_{out} - V_x))C_f \tag{13a}
\]
\[
q = ((V_{in} - V_y) - (V_x - V_{in}))C_f \tag{13b}
\]
\[
q = (V_x - (V_{out} - V_{in}))C_f \tag{13c}
\]
\[
q = (V_{out} - (V_x - V_{in}))C_f \tag{13d}
\]

Solving the above equations we get:

\[
V_x = \frac{2V_{out} + V_{in}}{4} \tag{14a}
\]
\[
V_y = \frac{V_{in}}{2} \tag{14b}
\]

Therefore,

\[
I_{load} = I_{out} = q_{out}f_{sw} = 2q_{fsw} = 2(V_{in} - V_{out} + V_x)C_f f_{sw} = 2\left(\frac{5V_{in}}{4} - \frac{V_{out}}{2}\right)C_f f_{sw}
\]
\[
\implies I_{out} = \left(\frac{5V_{in}}{2} - V_{out}\right)C_f f_{sw} \tag{15}
\]

Hence,

\[
R_{OUT_{conv}} = \frac{1}{C_f f_{sw}} \tag{16}
\]

Therefore, it is observed that both the topologies offer the same output impedance in the 5/2 mode (in the slow-switching limit (SSL)).

ACKNOWLEDGMENT
The authors would like to thank ST Microelectronics and Andreia Cathelin for chip fabrication.

REFERENCES
TABLE II
PERFORMANCE COMPARISON WITH PREVIOUS WORKS

<table>
<thead>
<tr>
<th>Design</th>
<th>[6]</th>
<th>[8]</th>
<th>[5]</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>130nm Bulk</td>
<td>32nm Bulk</td>
<td>45nm SOI</td>
<td>28nm FDSOI</td>
</tr>
<tr>
<td>Topology</td>
<td>Step-up 2/1</td>
<td>Step-up 2/1</td>
<td>Step-up 2/1</td>
<td>Reconfigurable Step-up: 5/2, 2/1, 3/2</td>
</tr>
<tr>
<td>Capacitor</td>
<td>MIM</td>
<td>Metal finger</td>
<td>Deep Trench</td>
<td>MOS and MOM</td>
</tr>
<tr>
<td>Interleaved phases</td>
<td>16</td>
<td>32</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>Cout</td>
<td>400 pF</td>
<td>0</td>
<td>Yes</td>
<td>300 pF</td>
</tr>
<tr>
<td>Area (with $C_{\text{load}}$)</td>
<td>2.25 mm²</td>
<td>0.0067 mm²</td>
<td>0.0012 mm²</td>
<td>0.114 mm²</td>
</tr>
<tr>
<td>$V_{\text{in}}$</td>
<td>1.2V</td>
<td>1.3 - 2V</td>
<td>1.6 - 2V</td>
<td>1.2 - 2.4V</td>
</tr>
<tr>
<td>$V_{\text{out}}$ ($@V_{\text{in}}=1\text{V}$)</td>
<td>1.8V</td>
<td>1.3 - 2V</td>
<td>1.6 - 2V</td>
<td>1.2 - 2.4V</td>
</tr>
<tr>
<td>$\eta_{\text{peak}}$ ($@V_{\text{in}}=1\text{V}$)</td>
<td>82% @ $P_{\text{out}}=1.5\text{mW}$</td>
<td>64% @ $P_{\text{out}}=2.9\text{mW}$</td>
<td>90% @ $P_{\text{out}}=2.3\text{mW}$</td>
<td>88% (2/1 mode) @ $P_{\text{out}}=0.56\text{mW}$</td>
</tr>
<tr>
<td>Power density @ $\eta_{\text{peak}}$</td>
<td>0.67 mW/mm²</td>
<td>0.43 W/mm²</td>
<td>1.9 W/mm²</td>
<td>4.9 mW/mm²</td>
</tr>
<tr>
<td>$I_{\text{load(max.)}}$ ($@V_{\text{in}}=1\text{V}$)</td>
<td>1.5 mA @ $V_{\text{out}}=1.8V$, $\eta = 81%$</td>
<td>6.8 mA @ $V_{\text{out}}=1.4V$, $\eta = 56%$</td>
<td>4.8 mA @ $V_{\text{out}}=1.6V$, $\eta = 77%$</td>
<td>1 mA (2/1 mode) @ $V_{\text{out}}=1.73V$, $\eta = 83%$</td>
</tr>
</tbody>
</table>


Avishek Biswas (S’12) received the Bachelor of Technology (B.Tech.) degree in electronics and electrical communication engineering from the Indian Institute of Technology, Kharagpur, India in 2012, and the S.M. degree in electrical engineering and computer science from the Massachusetts Institute of Technology (MIT), Cambridge, MA, USA, in 2014. He is currently pursuing the Ph.D. degree at MIT, where his research interests include low-voltage SRAMs, variation tolerant circuits for spin-based memories and integrated power management.

Between June 2014 and August 2014, he was a summer intern at Intel Corporation, Hillsboro, Oregon, USA, working on read sensing circuits for magnetic non-volatile memories.

Mr. Biswas was the recipient of the President of India Gold Medal in 2012 and the Merrill Lynch Fellowship in 2012.
Yildiz Sinangil (S’08) received the B.Sc. degree in electrical engineering from Bogazici University, Istanbul, Turkey, in 2008, and the S.M. and Ph.D degrees in electrical engineering and computer science from Massachusetts Institute of Technology (MIT), Cambridge, MA, in 2010 and 2014 respectively. Her research interests include energy aware, highly reconfigurable circuit design with a focus on low-voltage SRAMs.

Ms. Sinangil was a co-recipient of the 2008 IEEE Asian Solid-State Circuits Conference (A-SSCC) Student Design Contest Award. She received Irwin Mark Jacobs and Joan Klein Jacobs Presidential Fellowship in 2008 and Golden Student Fellowship of Izmir in 2006.

Anantha P. Chandrakasan (M’95 - SM’01 - F’04) received the B.S, M.S. and Ph.D. degrees in Electrical Engineering and Computer Sciences from the University of California, Berkeley, in 1989, 1990, and 1994 respectively. Since September 1994, he has been with the Massachusetts Institute of Technology, Cambridge, where he is currently the Joseph F. and Nancy P. Keithley Professor of Electrical Engineering.

He was a co-recipient of several awards including the 1993 IEEE Communications Society’s Best Tutorial Paper Award, the IEEE Electron Devices Society’s 1997 Paul Rappaport Award for the Best Paper in an EDS publication during 1997, the 1999 DAC Design Contest Award, the 2004 DAC/ISSCC Student Design Contest Award, the 2007 ISSCC Beatrice Winner Award for Editorial Excellence and the ISSCC Jack Kilby Award for Outstanding Student Paper (2007, 2008, 2009). He received the 2009 Semiconductor Industry Association (SIA) University Researcher Award. He is the recipient of the 2013 IEEE Donald O. Pederson Award in Solid-State Circuits.


He has served as a technical program co-chair for the 1997 International Symposium on Low Power Electronics and Design (ISLPED), VLSI Design ’98, and the 1998 IEEE Workshop on Signal Processing Systems. He was the Signal Processing Sub-committee Chair for ISSCC 1999-2001, the Program Vice-Chair for ISSCC 2002, the Program Chair for ISSCC 2003, the Technology Directions Sub-committee Chair for ISSCC 2004-2009, and the Conference Chair for ISSCC 2010-2014. He is the Conference Chair for ISSCC 2015. He was an Associate Editor for the IEEE Journal of Solid-State Circuits from 1998 to 2001. He served on SSCS AdCom from 2000 to 2007 and he was the meetings committee chair from 2004 to 2007. He was the Director of the MIT Microsystems Technology Laboratories from 2006 to 2011. Since July 2011, he is the Head of the MIT EECS Department.