Quantum capacitance in scaled down III-V FETs

The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters.

<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>As Published</td>
<td><a href="http://dx.doi.org/10.1109/IEDM.2009.5424312">http://dx.doi.org/10.1109/IEDM.2009.5424312</a></td>
</tr>
<tr>
<td>Publisher</td>
<td>Institute of Electrical and Electronics Engineers</td>
</tr>
<tr>
<td>Version</td>
<td>Final published version</td>
</tr>
<tr>
<td>Accessed</td>
<td>Fri Dec 21 20:12:37 EST 2018</td>
</tr>
<tr>
<td>Citable Link</td>
<td><a href="http://hdl.handle.net/1721.1/59416">http://hdl.handle.net/1721.1/59416</a></td>
</tr>
<tr>
<td>Terms of Use</td>
<td>Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use.</td>
</tr>
<tr>
<td>Detailed Terms</td>
<td></td>
</tr>
</tbody>
</table>
Quantum Capacitance in Scaled Down III-V FETs
Donghyun Jin, Daehyun Kim, Taewoo Kim and Jesús A. del Alamo
Massachusetts Institute of Technology, Cambridge, MA 02139; jinnara@mit.edu
+1-617-253-1620; FAX +1-617-258-7393

Abstract
We have built a physical gate capacitance model for III-V FETs that incorporates quantum capacitance and centroid capacitance in the channel. We verified its validity with simulations (Nextnano) and experimental measurements on High Electron Mobility Transistors (HEMTs) with InAs and InGaAs channels down to 30 nm in gate length. Our model confirms that in the operational range of these devices, the quantum capacitance significantly lowers the overall gate capacitance. In addition, the channel centroid capacitance is also found to have a significant impact on gate capacitance. Our model provides a number of suggestions for capacitance scaling in future III-V FETs.

Introduction
As Si CMOS approaches the end of the roadmap, finding a new transistor technology that allows the extension of Moore’s law has become a technical problem of great significance. Among the various candidates, III-V-based Field-Effect Transistors represent a very promising technology. In particular, low-effective mass materials with high electron velocities, such as InGaAs and InAs are of great interest [1,2].

A concern with this approach is the relatively small inversion-layer capacitance that is associated with the channel and the limits that this imposes on the gate capacitance that can be attained from barrier thickness scaling [3]. This can seriously limit the current driving ability of scaled down devices. The inversion-layer capacitance has two main contributions: quantum capacitance [4] and centroid capacitance [5]. The first one originates in the penetration of the Fermi level inside the 2D subbands of a quantum well due to the finite density of states. The second one is related to the shape of the charge distribution in the inversion layer. In low effective mass III-V channels, both capacitances can be relatively small.

In order to understand the scaling potential of III-V FETs, we have built a physical gate capacitance model and compared it with experimental measurements on InGaAs- and InAs-channel HEMTs. From this analysis, we conclude that the relatively small quantum capacitance of InAs-rich channels significantly limits the overall gate capacitance in scaled down designs. In addition, our experiments suggest a large increase of the in-plane effective mass in very thin channel designs as a result of non-parabolicity and strain. This should help to achieve a relatively high electron concentration in future scaled down high-k dielectric III-V FETs.

Gate Capacitance Model
In this work, the gate capacitance of a III-V FET is modeled as the series combination of the insulator capacitance and the inversion-layer capacitance (Fig. 1). This one consists of a parallel combination of the contributions of each occupied electron subband in the channel. For each subband $i$, the inversion-layer capacitance ($C_{inv,i}$) consists of the quantum capacitance ($C_{Q_i}$) and the centroid capacitance ($C_{cent,i}$) which are connected in series (Fig. 1). We derived this from the definition of inversion-layer capacitance:

$$C_{inv,i} = \frac{d\psi_s}{d\psi_s} = \frac{q\psi_s}{\psi_s}$$

$$C_{Q_i} = \frac{m_i^* q^2}{\pi \hbar^2} \left[ 1 + \exp \left( \frac{E_F - E_i}{kT} \right) \right]$$

$$C_{cent,i} = \frac{m_i^* q^2}{\pi \hbar^2} \left( \frac{\psi_s}{d\psi_s} \right)$$

where $\psi_s$ is surface potential, and $E_s$ is conduction band edge at the barrier-channel interface on the channel side. From (1), (2) and (3), inversion-layer capacitance is expressed as $C_{inv} = \sum_i \left( \frac{1}{C_{Q_i}} + \frac{1}{C_{cent,i}} \right)^{-1}$ where analytic
PR = In0.52Al0.48As (~400 nm)
Channel = In0.53Ga0.47As ( 3 nm )
Barrier = In0.52Al0.48As ( 4 or 10 nm )
Substrate = InP (~300 nm)

Metal

Fig 3. Experimental HEMT cross section and layer details of the three heterostructures explored in this work:
8 nm In0.7Ga0.3As center channel layer, tch = 13 nm, tins = 4 nm
5 nm InAs center channel layer, tch = 10 nm, tins = 4 nm
5 nm InAs center channel layer, tch = 10 nm, tins = 10 nm

Formulas for $C_{Q,i}$ and $C_{Cent,i}$ are given in Fig. 2. If the location of each subband energy level ($E_i$) and the Fermi level are known with respect to the conduction band edge, then all capacitance components can be evaluated. Rather than attempt to analytically solve the quantization problem for realistic FET structures, in this work, we used a one-dimensional Poisson-Schrodinger solver (Nextnano) to obtain the subband energy levels as a function of $V_G$.

We have investigated the gate capacitance in three HEMT structures with different channel and barrier designs (Fig. 3). In essence, we have two channels, one with In0.7Ga0.3As at the center of a 13 nm thick channel [1] and another one with pure InAs at the center of a 10 nm channel [2]. In both cases, the channel cladding is In0.53Ga0.47As (2+3 nm). For the InAs-channel design, we have two In0.52Al0.48As barrier thicknesses, tins, of 4 and 10 nm. For the InGaAs sample, tins is 4 nm.

Before analyzing the experimental gate capacitance in these devices, we verified the accuracy of our physical gate capacitance model. Fig. 4 shows that our model agrees very well with simulation results obtained directly from Nextnano through $C_G = d(Q_G)/dV_G$ for the three heterostructures. In the

$C_G (in \ fF/mm) = C_G (in \ fF/\mu m^2) \times L_G$

$+ 2 \times C_{gext\_inner} (V_{GS}) + 2 \times C_{gext\_outer}$

Fig 5. Intrinsic and parasitic components of gate capacitance in a HEMT. Two different kinds of parasitic gate capacitance are defined in this model. $C_{gext\_outer}$ is associated with the top of the T-gate. $C_{gext\_inner}$ is associated with the sidewall of the gate stem. Our experimental methodology separates all these components.

Nextnano simulations, the Schottky barrier height was adjusted to match the experimental threshold voltage.

$C_G$ Measurements on Scaled Down HEMTs

We have compared our model against experimental gate capacitance for these three heterostructures. $C_G$ was obtained from S-parameter measurements [6] of HEMTs with gate lengths ($L_G$) from 30 to 200 nm in the linear regime ($V_{DS}= 10 \ mV$) for different values of $V_{GS}$. After deembedding the pads, we extracted the intrinsic gate capacitance by eliminating all the parasitic components (Fig. 5). We define two different kinds of parasitic gate capacitance. There is an outer component, $C_{gext\_outer}$, associated with the top of the T-gate. There is also an inner parasitic capacitance, $C_{gext\_inner}$, that is associated with the sidewall of the gate stem. Unlike $C_{gext\_outer}$, this parasitic component depends on $V_G$. In order to eliminate these two parasitic terms, we measured $C_G$ in devices with different $L_G$ as a function of $V_{GS}$. $2C_{gext\_outer}$ is taken as $C_G (V_{GS} = -0.3 \ V)$ (Fig. 6). $C_{gext\_inner}(V_G)$ is then obtained from the extrapolation of $C_G - C_G(V_{GS}= -0.3 \ V)$ with $L_G$ at each
Comparison of Model and Experiments

Figs. 8, 9 and 10 show the experimental intrinsic gate capacitance vs $V_{GS}$ for the three heterostructures as well as the gate capacitance components that are derived from our model. The agreement between modeled and experimental capacitance is reasonable although there are some discrepancies that are discussed below. In all three cases, the degradation in overall gate capacitance that comes from the finite inversion-layer capacitance is evident. The measured $C_G$ in strong inversion is between 35% and 62% of $C_{ins}$.

An additional conclusion is that the 1st subband dominates the overall gate capacitance in the operational range of a scaled down HEMT. This is particularly the case of the InAs channel structures which have significant more channel quantization due to the thinner channel and the lower effective mass. A third conclusion is that $C_{cent1}$ is also highly relevant to determining $C_G$. Comparing the two devices with $t_{ins} = 4$ nm in Figs. 8 and 9, we see that $C_{cent1}$ is significantly larger in the thin channel device (Fig. 9) vs. the thicker channel device (Fig. 8). This compensates for the lower quantum capacitance of the InAs device which ends up with a higher overall value of $C_G$. This suggests that scaling down the channel thickness is an effective way to enhance gate capacitance.

Discussion

The agreement between model and experiments is worst for the $t_{ins} = 4$ nm InAs channel device (Fig. 9). This is the structure in which quantum capacitance is most relevant. This discrepancy cannot come alone from experimental uncertainties in $t_{ins}$, which is measured by TEM [7]. The
uncertainty in $t_{\text{ins}}$ is estimated to be about ±0.5 nm which translates in error bars in the calculated $C_G$ such as ±0.6 fF/μm² at $V_G = 0.4$ V as shown in Fig. 11.

In our model, we are limited to the use of spherical bands with a single well defined effective mass for each material which we have set to be equal to the bulk effective mass. Biaxial strain between InAs and InP lattices, and the combination of strong quantization and non-parabolicity are expected to increase the in-plane effective mass ($m_{||*}$) [8,9]. We explored the impact of this by artificially selecting a higher value of $m_{||*}$ for the InAs layer. We have not done the same for the InGaAs cladding layers because we estimate the electron concentration there to be less than 25% of the total for the entire $V_G$ range.

Fig. 11 shows that the agreement between experiments and the model for the InAs-channel devices improves when we increase $m_{||*}$ of InAs from bulk value (0.026$m_e$) to the value around 0.05$m_e$ with ±0.005$m_e$ variation. This seems like a large increase but it is actually expected by theoretical and experimental studies of these effects [8-11]. With the combination of thickness uncertainty and effective mass increase, the discrepancy between model and measurements is significantly reduced.

Our model allows us to estimate $C_G$ in future scaled down high-k dielectric III-V FETs. In future devices, the adoption of a high-k gate dielectric and the use of a very thin quantized channel with a low-effective mass material will establish the quantum capacitance of the first subband as the dominant term in $C_G$. Using our model, we can examine the implications of this. Fig. 12 shows the sheet carrier concentration as a function of gate overdrive for a future 10 nm gate length prototype device with $t_{ch}=3$ nm and $t_{ins}=2.6$ nm ($\varepsilon = 25\varepsilon_o$). The dotted lines show the expected $N_s$ for different values of the in-plane effective mass in the channel. Due to the dominance of $C_{Q1}$, the effective mass in the channel greatly affects $N_s$. As $m_{||*}$ increases, so does $C_{Q1}$ and $N_s$ at a given overdrive. It is clear that in future III-V FETs, an enhancement of channel effective mass is essential to attain $N_s$ in the high $10^{12}$ cm⁻² range. However this seems eminently feasible through non-parabolicity, the strong quantum confinement expected from a very thin channel [8,10] and by proper engineering of in-grown biaxial strain [9].

Conclusions

We have developed a simple quantitative model for $C_G$ in III-V FETs that includes the quantum capacitance. We validate this model through simulations. The model provides reasonable agreement with experiments on InGaAs and InAs FETs with different designs. Residual discrepancies are likely due to the non-parabolic nature of the bands and biaxial strain. Our model suggests that quantum capacitance will dominate in future scaled III-V FETs. Furthermore, the expected increase of effective mass in thin channel designs will provide the required sheet charge density for high-performance operation.

References


Acknowledgements

This work was sponsored by Intel Corporation and FCRP-MSD Center. Epitaxial heterostructures were supplied by MBE Technology.

Fig 11. Gate capacitance as a function of gate voltage for the InAs-channel heterostructures. The dotted lines show calculations using heavier values of effective mass in the InAs layer. The error bars indicate the uncertainty in the calculated $C_G$ that comes from an uncertainty of ±0.5 nm in $t_{ins}$.

Fig 12. Carrier concentration ($N_s$) as a function of $V_G - V_T$ for a high-k dielectric 10 nm gate length prototype device with $t_{ch}=3$ nm and $t_{ins}=2.6$ nm ($\varepsilon = 25\varepsilon_o$). $V_T$ is defined as $V_G$ at $N_s=5 \times 10^{10}$ cm⁻². Maximum limit when $C_{Q1}$ becomes infinity is shown as a solid line. $m_{||*}$ increments from strong quantization and biaxial strain can provide high inversion $N_s$.