Logic characteristics of 40 nm thin-channel InAs HEMTs

The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters.

<table>
<thead>
<tr>
<th>Citation</th>
<th>Kim, Tae-Woo, Dae-Hyun Kim, and Jesus A. del Alamo. “Logic Characteristics of 40 Nm Thin-channel InAs HEMTs.” 2010 International Conference on Indium Phosphide &amp; Related Materials. IEEE, 2010. 1–4. © Copyright 2010 IEEE</th>
</tr>
</thead>
<tbody>
<tr>
<td>As Published</td>
<td><a href="http://dx.doi.org/10.1109/ICIPRM.2010.5516257">http://dx.doi.org/10.1109/ICIPRM.2010.5516257</a></td>
</tr>
<tr>
<td>Publisher</td>
<td>Institute of Electrical and Electronics Engineers (IEEE)</td>
</tr>
<tr>
<td>Version</td>
<td>Final published version</td>
</tr>
<tr>
<td>Accessed</td>
<td>Thu Feb 14 02:07:02 EST 2019</td>
</tr>
<tr>
<td>Citable Link</td>
<td><a href="http://hdl.handle.net/1721.1/71981">http://hdl.handle.net/1721.1/71981</a></td>
</tr>
<tr>
<td>Terms of Use</td>
<td>Article is made available in accordance with the publisher’s policy and may be subject to US copyright law. Please refer to the publisher’s site for terms of use.</td>
</tr>
<tr>
<td>Detailed Terms</td>
<td></td>
</tr>
</tbody>
</table>
Logic Characteristics of 40 nm thin-channel InAs HEMTs

Tae-Woo Kim, Dae-Hyun Kim* and Jesús A. del Alamo
Microsystems Technology Laboratories (MTL),
Massachusetts Institute of Technology (MIT), Cambridge, MA 02139, USA, E-mail: twkim78@mit.edu
*Teledyne Scientific Company, CA, USA.

Abstract
We have experimentally investigated the trade-offs involved in thinning down the channel of III-V FETs with the ultimate goal of enhancing the electrostatic integrity and scalability of these devices. To do so, we have fabricated InAs HEMTs with a channel thickness of $t_{ch} = 5$ nm and we have compared them against, InAs HEMTs with $t_{ch} = 10$ nm. The fabricated thin-channel devices exhibit outstanding logic performance and scalability down to 40 nm in gate length. $L_g = 40$ nm devices exhibit $S = 72$ mV/dec, DIBL = 72 mV/V, and $I_{ON}/I_{OFF} = 2.5 \times 10^4$, all at $V_{DS} = 0.5$ V. However, there are trade-offs of using a thin channel which manifest themselves in a higher source resistance, lower transconductance, and lower $f_T$ when compared with InAs HEMTs with $t_{ch} = 10$ nm.

INTRODUCTION
As conventional Si CMOS scaling approaches the end of the roadmap, III-V based MOSFETs are being considered as an alternative technology to continue transistor size scaling [1-2]. In the quest to map the potential of III-Vs for future CMOS applications, the High Electron Mobility Transistor (HEMT) has emerged as a valuable model system to understand fundamental physical and technological issues. In fact, recently, excellent logic characteristics have been demonstrated in InAs HEMTs with gate length as small as 30 nm [3-4]. This is mainly a result of the outstanding electron transport properties of InAs and the use of a thin quantum well channel. Further scalability to $L_g = 10$ nm dimension characteristic of a future III-V CMOS technology will require harmonious scaling of all relevant device dimensions including the channel thickness. A consequence of very thin channel is that carrier transport deteriorates, mainly as a result of increased carrier scattering [5]. This can detract from performance.

In order to understand the trade-offs involved in thinning the channel in sub-100 nm III-V FETs, we have experimentally investigated the characteristics of InAs HEMTs with a 5 nm thick channel. This is half the value of earlier device demonstrations from our group [4]. We show that a very thin channel design substantially improves short channel effects (SCEs) and output conductance ($g_o$) characteristics but deteriorates its transport properties and access resistance. Future self-aligned gate (SAG) device architectures should be able to mitigate these problems.

PROCESS TECHNOLOGY

Fig. 1 shows a schematic cross sectional view of the device giving the details of the epitaxial layer structure. This heterostructure is essentially identical to that of our previous InAs HEMT designs [4] except that the channel consists of a multilayer structure with a 2 nm thick pure InAs core surrounded by a 1 nm In$_{0.5}$Ga$_{0.5}$As top cladding and a 2 nm In$_{0.5}$Ga$_{0.5}$As bottom cladding layer. In an epi wafer with an identical heterostructure except for a simpler 10 nm InGaAs capping layer with $1 \times 10^{18}$/cm$^3$ Si doping, the Hall mobility ($\mu_{Hall}$) and carrier density ($n_s$) were 9,950 cm$^2$/V-s and $2.5 \times 10^{12}$/cm$^3$. This is about 30% lower than the value obtained in a 10 nm thick channel InAs HEMT heterostructure with a 5 nm InAs core [6] and reveals the increased carrier scattering that comes with channel thickness scaling.

Fig. 1 Schematic of thin-channel InAs HEMT. The heterostructure features a 5 nm total channel thickness that includes a 2 nm InAs core channel layer.
Device fabrication closely follows our previous device demonstrations [6]. We used a three-step gate recess process that yielded an InAlAs barrier thickness in the intrinsic region, $t_{ins}$, of about 4 nm and a Ti/Pt/Au (20/20/300 nm) T-gate with gate-cap edge distance $L_{side} = 80$ nm. We have fabricated devices with $L_g$ values in the range of 40 to 200 nm.

For reference, we simultaneously fabricated devices on an InAs HEMT heterostructure with $t_{ch} = 10$ nm that is very similar to an epi wafer structure that we have processed earlier [6]. These devices have gone through an identical process and should therefore have closely matched dimensions.

**DC AND LOGIC CHARACTERISTICS**

**Fig. 2** shows the output characteristics of 40 nm gate length InAs HEMTs on both heterostructures. Both devices exhibit excellent pinch-off and saturation characteristics up to $V_{DS} = 0.7$ V. The threshold voltages of both devices are -0.22 V at 1 mA/mm of $I_D$ and $V_{DS} = 0.5$ V. Interestingly, the thin channel device show much better output conductance. This is expected as a result of reduced impact ionization and $V_T$ dependence on $V_{DS}$ (DIBL, discussed below). These are both a product of a thin highly quantized channel. However, the thin-channel HEMT's exhibit slightly higher $R_{ON}$.

**Fig. 3** shows subthreshold and gate current characteristics of both 40 nm InAs HEMTs at $V_{DS} = 50$ mV and 0.5 V. The thin-channel ($t_{ch} = 5$ nm) device shows much shaper subthreshold swing and much less threshold voltage shift with $V_{DS}$ (DIBL) than the thick-channel ($t_{ch} = 10$ nm) device. For the $t_{ch} = 5$nm device, the subthreshold swing ($S$) is 72 mV/dec, the drain-induced-barrier-lowering (DIBL) is 72 mV/V, and the $I_{ON}/I_{OFF}$ ratio is $2.5 \times 10^4$. These results compare favorably with those obtained on the $t_{ch} = 10$ nm device which are 79 mV/dec, 84 mV/V, and $9 \times 10^3$, respectively.

**Fig. 4** shows typical transconductance characteristics of both InAs HEMTs at $V_{DS} = 0.5$ V. The 5 nm thick channel device exhibits a maximum transconductance of 1.65 S/mm, while the 10 nm channel HEMT shows 1.75 S/mm.

**Fig. 5** shows the subthreshold and gate leakage current characteristics of thin channel InAs HEMTs from $L_g = 200$ nm to 40 nm at $V_{DS} = 0.5$ V. There is a very small $V_T$ shift of less than 34 mV as the gate length scales down from 200 to 40 nm. In contrast, the $V_T$ shift of the 10 nm thick devices over the same gate length range is 55 mV.

The superior scalability of the 5 nm devices is also manifested in the evolution of $S$ and DIBL with $L_g$ (Fig. 6 and Fig. 7). These figures also include result from an earlier set of devices with a 13 nm InGaAs channel, and similar value of $L_{side}$ and $t_{ins}$ [3]. It is clear that thinning down the channel brings significant benefits in terms of improved electrostatic integrity and scalability.
The increased $R_{ON}$ observed in Fig. 2 and the decreased transconductance observed in Fig. 4 for the thin channel device also points out the trade-offs of the present approach. They essentially arise from enhanced scattering which translates into lower channel electron mobility. Fig. 8 shows the evolution of the transconductance as a function of gate length at $V_{DD} = 0.5$ V for the three types of devices. At all gate lengths, the present devices exhibit a lower extrinsic transconductance than the 10 nm thick channel InAs HEMTs but better than the 13 nm thick channel InGaAs HEMTs which show poor scalability.

To understand this result better, we have carried out measurements of the effective source resistance, $R_{S^*}$, using the gate current injection method [7]. As shown in Fig. 9, $R_{S^*}$ can be extracted by linear extrapolation to zero $L_g$. The extracted $R_{S^*}$ for thin channel devices is 0.255 Ohm$\cdot$mm, in contrast with 0.24 Ohm$\cdot$mm for the 10 nm thick channel devices and 0.25 Ohm$\cdot$mm for the 13 nm thick channel devices. In addition, we found that devices with the 5 nm thick channel exhibit a higher sheet resistance (320 Ohm/sq) in the channel region when compared with 240 Ohm/sq for the 10 nm InAs HEMTs and 280 Ohm/sq of the 13 nm InGaAs HEMTs. Self-aligned gate (SAG) device architectures should be able to partially mitigate this problem.

Using these measurements, we have extracted the intrinsic transconductance of our transistors. Our extraction accounts for the effects of output conductance ($g_{os}$), $R_{S^*}$, and $R_{D}$. Fig. 8 shows a reduced value of $g_{mi}$ for the thin channel when compared with the 10 nm thick channel devices but better scalability. In fact, at $L_g = 40$ nm, the intrinsic transconductance is about the same in both transistors. It seems reasonable to expect that for shorter gate lengths, the thin channel device will surpass the thicker designs in terms of intrinsic transconductance as it should continue to scale much better.
MICROWAVE CHARACTERISTICS

Small-signal microwave performance was characterized from 0.5 to 40 GHz. On-wafer open and short patterns were used to subtract pad capacitances and inductances from the measured device S-parameters. Fig. 10 plots current gain ($H_21$) and unilateral gain ($U_g$) as a function of frequency for the best bias conditions at $V_{GS} = 0.2$ V and $V_{DS} = 0.6$ V for $L_g = 40$ nm thin and thick channel InAs HEMTs. Values of $f_T = 445$ GHz and $f_{max} = 395$ GHz have been obtained for the $t_{ch} = 5$ nm device while values of $f_T = 520$ GHz and $f_{max} = 337$ GHz have been obtained for the $t_{ch} = 10$ nm device. For the 5 nm channel device, $f_T$ is lower but $f_{max}$ is higher. Low $f_T$ mainly comes from a high source resistance and a higher gate capacitance without any higher intrinsic transconductance which reflects a lower velocity. The higher $f_{max}$ is due to the improved output conductance ($g_o$) characteristics which arise from the reduced impact ionization and strong electron confinement. This is shown in Fig. 11 which graphs the output conductance ($g_o$) as a function of $I_D$ for three difference devices with $L_g = 40$ nm. As $I_D$ increases, 5 nm thick channel InAs HEMTs exhibit much better output conductance ($g_o$) than the 10 nm thick InAs HEMTs.

CONCLUSION

We have demonstrated 40 nm InAs HEMTs with a 5 nm thick channel. The devices show excellent short-channel effects and scalability although their performance suffers from an increased source resistance. In particular, 40 nm devices exhibit $S = 72$ mV/dec, DIBL = 72 mV/V, and $I_{ON}/I_{OFF} = 2.5 \times 10^4$. These encouraging results stem from the combination of the outstanding transport properties of InAs and the tight electron confinement afforded by the thin channel. But there are trade-offs in the thin channel approaches which are related to degraded transport properties and access resistance. However, future self-aligned gate (SAG) device architectures should be able to mitigate these problems. This work suggests that future thin InAs channel MOSFETs have the potential for scaling to very small dimensions.

REFERENCE


ACKNOWLEDGEMENTS

This work was sponsored by Intel Corporation and FCRP-MSD at MIT. Device fabrication took place at the facilities of the Microsystems Technology Laboratories (MTL), the Scanning Electron Beam Lithography (SEBL) and the Nano-Structures Laboratory (NSL) at MIT.