Superconducting-nanowire single-photon-detector linear array

The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters.
Superconducting-nanowire single-photon-detector linear array

Qingyuan Zhao, Adam McCaugham, Francesco Bellei, Faraz Najafi, Domenico De Fazio, Andrew Dane, Yachin Ivry, and Karl K. Berggren

1Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, Massachusetts 02139, USA
2Research Institute of Superconductor Electronics (RISE), School of Electronic Science and Engineering, Nanjing University, Nanjing 210093, China
3Department of Electronics and Telecommunications (DET), Polytechnic University of Turin, Corso Duca Degli Abruzzi 24, Torino 10129, Italy

(Received 3 July 2013; accepted 11 September 2013; published online 30 September 2013)

We designed, fabricated, and tested a one-dimensional array of superconducting-nanowire single-photon detectors, integrated with on-chip inductors and resistors. The architecture is suitable for monolithic integration on a single chip operated in a cryogenic environment, and inherits the characteristics of individual superconducting-nanowire single-photon detectors. We demonstrated a working array with four pixels showing position discrimination and a timing jitter of 124 ps. The electronic crosstalk between the pixels in the array was negligible. © 2013 AIP Publishing LLC.

[http://dx.doi.org/10.1063/1.4823542]

Superconducting nanowire single-photon detectors (SNSPDs) have applications in a number of fields, such as quantum key distribution, characterization of quantum emitters, integrated circuit testing, distributed fiber sensing, and space-to-ground communications. Many of these applications would benefit from the ability to simultaneously resolve photon arrival spatially and temporally, for example, to increase throughput rates in a communications system or to take fluorescence images of biological samples. Compared with other types of infrared single photon detectors, SNSPDs made from NbN have superior characteristics, including detection efficiencies of 76%, a wide response spectrum that spans wavelengths of 0.5–5 μm, dark count rates below 100 counts/s, count rates above 100 MHz, and timing jitter less than 50 ps. In this paper, we describe an array architecture which is capable of monolithic integration on a single chip operated in a cryogenic environment, and inherits the characteristics of individual SNSPDs.

We have developed an integrated method of analog readout that encodes the location of the photon arrival in an SNSPD array into the amplitude of the output pulse. This encoding is possible because the amplitude of an SNSPD output pulse depends only on circuit parameters and does not relate to the energy or the number of the incident photons. The diagram in Fig. 1(a) depicts how the array works. When one pixel of the array is fired due to a photon absorption or dark count, the current biased through that element is split to the two outputs. The two outputs carry their respective pulses to room-temperature electronics, where their amplitudes are subtracted one from the other. The peak value of this differential signal then uniquely identifies which pixel fired. Since each pixel works the same way as a typical SNSPD, the array inherits the characteristics of the constituent SNSPDs. Additionally, all circuit components are passive and fabricated on-chip. Only two RF coaxial lines and one DC bias line were used to operate the array, allowing for monolithic integration of the entire array on a single chip.

Fig. 1(c) shows the schematic diagram of a four-pixel array. Each pixel consisted of (1) an SNSPD, (2) a series inductor $L_s$, and (3) a series resistor $R_s$. The four pixels were connected in parallel through current-splitting inductors $L_p$. The output signals generated by the pixels were delivered to RF lines on either side of the array, and are denoted as the voltages $V_L$ and $V_R$. The pixels were designed to be biased number resolution, but these designs lacked spatial resolution. Recently, a time-multiplexing method using transmission lines was proposed, however, segments of long transmission lines would be needed to separate the pulses, which makes implementing this method on a single monolithic chip difficult. Using a different approach, two groups implemented single-flux-quantum (SFQ) logic circuits to read out isolated SNSPDs. This method could potentially support arrays with many elements, because SFQ circuits can multiplex signals digitally. Nevertheless, both the readout architecture and the fabrication of SFQ circuits are complex, requiring custom Josephson-junction-based SFQ chips fabricated separately from SNSPD devices.

Superconducting nanowire single-photon detectors (SNSPDs) have applications in a number of fields, such as quantum key distribution, characterization of quantum emitters, integrated circuit testing, distributed fiber sensing, and space-to-ground communications. Many of these applications would benefit from the ability to simultaneously resolve photon arrival spatially and temporally, for example, to increase throughput rates in a communications system or to take fluorescence images of biological samples. Compared with other types of infrared single photon detectors, SNSPDs made from NbN have superior characteristics, including detection efficiencies of 76%, a wide response spectrum that spans wavelengths of 0.5–5 μm, dark count rates below 100 counts/s, count rates above 100 MHz, and timing jitter less than 50 ps. In this paper, we describe an array architecture which is capable of monolithic integration on a single chip operated in a cryogenic environment, and inherits the characteristics of individual SNSPDs.
through the $L_n$, but could be also biased through the output ports by using a bias-tee before the amplifier (see the supplementary materials). To prevent the diverted current from leaking out through neighboring pixels, $L_n$ was set to be much higher than $L_p$. $R_s$ divided the bias current evenly among the pixels, and also reduced the recovery time of the array, since the time constant of the recovery time of the fired pixel was approximately $L_n/(R_s + Z_0)$.21

To simulate the output response from a detection event, we implemented the SNSPD electro-thermal model into the array circuitry. The respective pulses from each detector firing are shown in different colors in Fig. 1(b). In the simulation, the bias in each pixel $I_B$ was set to $16 \mu A$ and the critical current $I_C$ was set to $20 \mu A$. The large spacing between the peak values indicated identification would be possible even in the presence of standard electrical background noise (typically a few mV). The pixels were thus very well isolated from inter-pixel electrical crosstalk. In the simulation, a small amount of current (0.5 $\mu A$) leaked from the triggered devices into its neighbors during the output, but it was only 2.5% of $I_C$ and was negligible in terms of its effects on device performance (see the supplementary materials).

To understand the electrical behavior of the array with more elements, we analyzed $V_L - V_R$ versus the position of the triggered pixel $m$ in an $N$-element current-splitting array (see the supplementary materials for the derivation). The circuit architecture shows advantages that (1) the total output from each pixel is always fully diverted to the readout, minimizing the signal loss in the circuit; and (2) $V_L - V_R$ is linearly dependent on the position of the fired pixel, which is ideal for setting linearly increased thresholds for distinguishing fired pixels.

To estimate the array’s tolerance of circuit element variability, we combined our electrothermal circuit model with Monte-Carlo modeling of circuit parameter variation. There are two main possible effects that could degrade the performance of the array. One negative effect is that deviations in $R_s$ can lead to poor bias conditions, affecting detection efficiency and output pulse levels. The other issue is that variations of $L_p$ and $L_n$ may result in shifts of the peaks of $V_L - V_R$ from the ideal levels.

For Monte Carlo modeling, we assumed the within-chip variability of circuit parameters was normally distributed and applied a 5% variation randomly to the resistors and 3% variation to the inductors (see the supplementary materials about the experimental variation) and simulated the output again. Fig. 2 shows the simulated distribution of the traces of $V_L - V_R$ over 780 cases of the randomly chosen circuit parameters. The pulses of each detection event can still be distinguished clearly, showing no crosstalk even between the worst cases ($>100$ mV separation). A quantitative discussion of the results is available in the supplementary materials about the minimum spacing of the peaks of $V_L - V_R$ between pulses from neighboring pixels.

Fabrication of the array was similar to the fabrication of a single SNSPD, but involved a number of extra steps to create the circuit elements and connect the pixels (see the supplementary materials). The corners of the superconducting nanowires were optimized to reduce the current crowding effect.24 We tested $\sim$130 arrays, of which only six arrays were found to have uniform detection efficiencies among all four elements–most of the arrays only had two or three pixels working. Given the data, we have collected about the variability of the inductor and resistor circuit parameters; it is unlikely they are responsible for the low yield. More likely, some of the 80 nm detection nanowires in one or more of an array’s pixels are faulty, so the yield should increase with improved lithography or advances in materials. Fig. 3 shows the images of the array. We estimated the

![Image](https://example.com/image.png)
nanowire inductance by counting the number of squares each wire comprised, and multiplying that by 80 pHz per square of kinetic inductance. The estimated inductances for $L_s$, $L_p$, and $L_k$ were 800 nH, 52 nH, and 34 nH, respectively. The spacing between the pixels was 100 μm. The spacing of the pixels, which is the spatial resolution of the array, can be optimized for the optics that couples the light onto the array.

We measured the array in a helium-pumped cryostat with a base temperature of 1.6 K (see the supplementary materials for details about the measurement setup). The pulses were captured and full digitized by a 6 GHz real-time oscilloscope to get $V_L - V_R$ which told the position information of the fired element. To better analyze the peak distributions, we summed the two outputs to measure the jitter of the array. The jitters were measured by counting the number of squares each pixel comprised, and multiplying that by 80 pHz per square of kinetic inductance. The estimated inductances for $L_s$, $L_p$, and $L_k$ were 800 nH, 52 nH, and 34 nH, respectively. The spacing between the pixels was 100 μm. The spacing of the pixels, which is the spatial resolution of the array, can be optimized for the optics that couples the light onto the array.

We measured the array in a helium-pumped cryostat with a base temperature of 1.6 K (see the supplementary materials for details about the measurement setup). The pulses were captured and full digitized by a 6 GHz real-time oscilloscope to get $V_L - V_R$ which told the position information of the fired element. To better analyze the peak distributions, we summed the two outputs to measure the jitter of the array. The jitters were 124 ps for the array and 70 ps for the SNSPD. Part of the increase in the jitter was caused by the large series inductor which slowed down the rising time of the pulse and produced additional jitter from the voltage noise.

The most important characteristic of the array was that the output from each pixel was indeed distinguishable from its neighbors. In the measurement, the total bias current for the array was 66 μA, which was 0.98 of the critical current $I_C$ (afterpulsing effects were observed when the bias current was increased above 0.98$I_C$, presumably because the pixels were connected in parallel). The CW laser illuminating the array was attenuated to 9.5 × 10⁶ photons per second. At this low photon flux, the probability of multiple pixels fired simultaneously was very low.

As seen in Fig. 4(a) of a persistence map of $V_L - V_R$, the spacing between the four pulses was above the noise floor, so the output peaks from each of the four pixels were distinguishable. Therefore, the array was virtually free of crosstalk in terms of spatial resolution, which is 100 μm, and we were able to identify the position of the triggered pixel with near-perfect accuracy by setting thresholds on the readout. We recorded the pulse heights of 15,160 pulses using the oscilloscope and plotted a histogram of the peak values of $V_L - V_R$ as shown in Fig. 4(b). Fitting each peak with a Gaussian function, the full-width-at-half-magnitude (FWHM) values of the peaks were in the range from 44 mV to 48 mV, while the spacing between neighboring peaks was 231 mV ($E_1$ = $E_2$), 248 mV ($E_2$ = $E_3$), and 268 mV ($E_3$ = $E_4$). The FWHM spreads were equal to the base noise level in our readout system, suggesting the on-chip circuit of the array did not introduce significant amounts of noise. There were a few counts that did not seem to belong to any of the four pixels, shown in magenta in Fig. 4(b). These counts are not fully understood, but were possibly caused by multi-pixel events. The array might be able to detect some of the multi-pixel events with additional signal processing. This possibility is discussed in the supplementary materials.

We set thresholds for discrimination of the fired position to the middle of two adjacent peaks and counted the total number of events for each position. The number was normalized to the total number of counts from all pixels, and the distribution (ideally 25% each) came out to 25.9%, 26.0%, 22.2%, and 24.7% for pixels $E_1$, $E_2$, $E_3$, and $E_4$, respectively. The almost uniform detection shows that the four pixels were nearly identical and the array architecture did not affect photon detections.

We did a basic analysis to determine how large an array could be implemented by adding pixels to the measured array without changing the circuit or SNSPD design. From Fig. 4(b), the maximum range of the four-element array was from −384 mV to 363 mV, giving a voltage span, or operating region, of 747 mV. Using the FWHM values as the resolution level necessary to distinguish the peaks, the maximum size of the array is estimated to be $747/45 \approx 17$ pixels. The arrays could further be expanded by using existing methods, such as using parallel SNSPDs with a higher output signal to force scaling using cryogenic electronics, or by using SFQ circuits to read out the differential signals. For reading out a large array or using the array in practice, readout instruments, such as fast analog-digital converter boards with low noise, high dynamic range, and wide bandwidth, are needed.

We have demonstrated a SNSPD array with four elements which is capable of both temporal and spatial discrimination of...
photon arrivals. The position information was read out using a simple circuit. The positions of the triggered pixels were distinguished with negligible crosstalk for the four-element array. We modeled the array circuit using an electrothermal model for the SNSPDs and used a Monte-Carlo model to simulate variation of the circuit elements. The simulations were found to agree with our experimental results, showing that our combined model can be a useful tool for designing complex circuits with integrated SNSPDs. Based on the experimental results, we estimated that the size of the array can be increased to 17 pixels while maintaining spatial discrimination and without changing the design of the circuit. We also suggested practical ways to further increase the size of the array. Compared with the other methods, at a scale less than hundreds of pixels, our reported architecture of SNSPD-arrays based on the current-splitting method may be simpler to fabricate and read out.

The authors would like to thank James Daley and Mark Mondol for technical support and Dr. Richard Hobbs, Vitor Manfrinato, and Kristen Sunter for useful discussions in nanofabrication and SNSPDs. The work of design, initial fabrication development, and testing development was supported by DARPA. The final stages of fabrication and testing were supported by the Excitons Frontier Research Center. Qingyuan Zhao would like to thank his financial support during the final stages of manuscript preparation. Adam McCaughan acknowledges support from the iQuISE NSF IGERT fellowship. Opinions, interpretations, recommendations, and conclusions are those of the authors and are not necessarily endorsed by the United States Government.


See supplementary material at http://dx.doi.org/10.1063/1.4823542 for differential pulses in an N-element array, current overshoot in the unfiired pixels, minimal differential-voltage spacing in the Monte-Carlo simulation, variation of the circuit parameters, fabrication processes, measurement setup, DC bias through the RF outputs, device detection efficiency, and jitter measurement.


