## Transistor Selection and Design of a VHF DC-DC Power Converter

The MIT Faculty has made this article openly available. **Please share** how this access benefits you. Your story matters.

<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>As Published</td>
<td><a href="http://dx.doi.org/10.1109/TPEL.2007.911773">http://dx.doi.org/10.1109/TPEL.2007.911773</a></td>
</tr>
<tr>
<td>Publisher</td>
<td>Institute of Electrical and Electronics Engineers (IEEE)</td>
</tr>
<tr>
<td>Version</td>
<td>Final published version</td>
</tr>
<tr>
<td>Accessed</td>
<td>Sun Mar 10 04:50:37 EDT 2019</td>
</tr>
<tr>
<td>Citable Link</td>
<td><a href="http://hdl.handle.net/1721.1/86967">http://hdl.handle.net/1721.1/86967</a></td>
</tr>
<tr>
<td>Terms of Use</td>
<td>Article is made available in accordance with the publisher’s policy and may be subject to US copyright law. Please refer to the publisher’s site for terms of use.</td>
</tr>
<tr>
<td>Detailed Terms</td>
<td></td>
</tr>
</tbody>
</table>
Transistor Selection and Design of a VHF DC-DC Power Converter

James R. Warren, III, Kathryn Anne Rosowski, and David J. Perreault, Senior Member, IEEE

Abstract—This paper explores the design and performance of dc-dc power converters operating in the very high frequency (VHF, 30–300 MHz) range. Methods are presented for assessment and comparison of device losses in VHF operation under soft switching and soft gating conditions. These methods are applied to the development of a 2 W resonant boost converter operating at a switching frequency of 30 MHz. Design of the power stage, resonant gate drive, and control circuitry are treated in detail, and experimental results demonstrating the performance of the converter are presented.

Index Terms—Class E inverter, multiresonant converter, ON-OFF control, resonant converter, resonant gating, zero-voltage switching.

I. INTRODUCTION

The cost, size, and performance of dc-dc power converters are heavily dependent on the required size of passive components such as inductors and capacitors. The sizes of passive components often dominate over the switching devices and control circuits, constraining power density. Likewise, the achievable converter transient performance (essentially, the rate at which the converter can adapt its operating condition) is limited by the energy stored in the passive components. Because required component values and energy storage decrease as frequency increases [1], there is a motivation to operate switching power converters at as high a frequency as possible commensurate with practical constraints such as efficiency.

Important frequency-dependent device loss mechanisms include switching loss and gating loss. Zero-voltage switching (e.g., [2]–[12]) can be used to mitigate the voltage/current overlap and capacitive discharge losses associated with device switching. Similarly, soft (resonant) gating [3], [13]–[20] can be employed to reduce the loss associated with charging and discharging MOS device gates. Used together, these techniques enable dramatic increases in the achievable switching frequencies of dc-dc converters [3], [16]–[20].

This document explores the design of dc-dc converters operating in the VHF frequency range (30–300 MHz). Section II presents a method for evaluating transistors and selecting operating frequencies for class-E-based power converters employing sinusoidal resonant gating. Section III applies this approach to the design of a resonant boost converter operating at 30 MHz. Design of the power stage, resonant gate drive, and control circuitry are treated in detail. Section IV presents a summary of the experimental evaluation of this converter and a comparison to the performance of a commercially available alternative. It is demonstrated that small size and fast transient performance are achieved with the proposed approach. Finally, Section V concludes the paper.

II. TRANSISTOR EVALUATION

The performance of power converters operating in the VHF range depends greatly on the characteristics of the power semiconductor devices. In this section, methods are introduced for assessment and comparison of MOS devices in VHF operation under soft switching and soft gating conditions. These comparisons are made on the basis of their calculated performance (especially efficiency) in the well-known class E RF inverter topology of Fig. 1 [21], [22]. Device performance in this topology is a useful metric because closed-form expressions are available for it [18], [22], and the underlying loss mechanisms remain the same in other circuit topologies. Performance of a given device will differ in other topologies (and may be considerably better), but the relative performance of different devices is likely to remain unchanged. As such, the following derivations apply specifically to the class E topology of Fig. 1, but it is reasonable to utilize the results for transistor evaluation purposes.

As a basic measure of device merit, device loss is normalized to ideal output power as a function of switching frequency f. The device with the highest frequency capability for a given allowed efficiency penalty may be considered the best device. Normalized device loss may be calculated in terms of device parameters, providing a simple evaluation of device merit as a function of frequency. Alternatively, one may compute the lowest loss device for a given desired power and frequency. This evaluation metric is developed in the following subsections.

1Note that the detailed loss equations may be different even in other class E topologies [23], [24].
A. Approximate Class E Operating Characteristics

1) Output Power: Starting from the design equations in [22] and neglecting losses, the input or output power of a class E inverter of Fig. 1 with high loaded Q can be approximated as [18]

\[ P \approx 19.76 \cdot f \cdot C_1 \cdot V_{dc}^2 \]  

where \( P \) is power in W, \( f \) is switching frequency in Hz, \( V_{dc} \) is dc input voltage in V, and \( C_1 \) is the total capacitance in parallel with the switch, measured in Farads. Note that \( C_{\text{oss}} \) of the switching device should be included as part of \( C_1 \), with \( C_{\text{oss}} \) evaluated at a device voltage of \( V_{ds} = V_{dc} \) to best model the effect of the nonlinear device capacitance on circuit operation. Since the peak device voltage reaches approximately 3.6 times the dc input voltage, a reasonable approximation is to require a device breakdown voltage (e.g., for a MOSFET) of \( V_{ds,max} \geq 4 \cdot V_{dc} \) [22].

A further consequence of the power relation in (1) is that there is a minimum achievable output power for a converter using this topology under class E operation at a given frequency, obtained when \( C_1 \) comprises only the device output capacitance \( C_{\text{oss}} \)

\[ P_{\text{min}} \approx 19.76 \cdot f \cdot V_{dc}^2 \cdot C_{\text{oss}} \left| V_{ds} = V_{dc} \right. \]  

For a specified output power and input voltage this translates into a maximum switching frequency guideline \( f_{\text{max}} \) for a class E design

\[ f_{\text{max}} \approx \frac{P}{19.76 \cdot V_{dc}^2 \cdot C_{\text{oss}} \left| V_{ds} = V_{dc} \right. } \]  

 Frequencies higher than \( f_{\text{max}} \) may be used if the converter power delivered is controlled by means such as adjustment of the input voltage or by cell modulation [25]. However, it is desirable to match the maximum converter output (at the maximum permissible voltage) to the power output specification. For purposes of device to device comparison, fixing an output power and determining \( f_{\text{max}} \) provides a metric for evaluating switching devices for high frequency applications. A device with a higher \( f_{\text{max}} \) will allow for reducing the numerical values and sizes of passive components in the class E converter, increasing power density relative to a switching device with a lower \( f_{\text{max}} \).

2) Losses: The frequency limitations of practical devices depend directly on the loss mechanisms. Because the class E inverter ideally provides zero voltage switching at both transistors, there is no capacitive discharge loss at switch turn ON. Moreover, the voltage/current overlap loss at switch turn OFF can be neglected as it is small compared to other loss components. The dominant losses, considered here, are device conduction loss and gating loss.

For a MOSFET, the device conduction loss normalized to inverter power \( P \) above can be approximated as [18], [22]

\[ P_{\text{Cond, Norm}} \approx 2.363 \cdot \frac{P}{V_{dc}} R_{\text{DS,on}} \]  

where \( R_{\text{DS,on}} \) is the device on-state resistance in \( \Omega \), and the other values are as defined above.

We consider gating loss for a MOSFET in the case where a sinusoidal current drive is used to charge and discharge the gate (soft gating). This may be realized with a number of resonant drive strategies (see, e.g., [3], [16], [18], and Section III-B), and leads to lower loss levels than hard-switched gating when the required switching time is much longer than the gate time constant \( t_{\text{sw}} \gg R_G \cdot C_{\text{gs}} \). Power dissipation due to gating loss, normalized to inverter power \( P \), may be computed as

\[ P_{\text{Gate, Norm}} \approx \frac{2\pi^2 \cdot f^2 \cdot C_{\text{gs}}^2 \cdot R_G \cdot V_{Gac}^2}{P} \]  

where \( C_{\text{gs}} \) is the input capacitance, \( R_G \) is the gate resistance, and \( V_{Gac} \) is the magnitude of the sinusoidal voltage swing at the gate (e.g., neglecting Miller effect, with the ac voltage swing being about a desired dc value such as the MOSFET threshold voltage \( V_{TH} \)) \( V_{Gac} \) should be selected large enough to fully enhance the device during the “on” time, without exceeding the gate voltage rating. Note that lower gate drive losses are possible with other waveforms (e.g., “constant current” charge and discharge of the gate, resulting in a trapezoidal gate voltage [19], [20]) but are less simple to realize, and so are not further considered here.

B. Semiconductor Device Evaluation

Here the above operating characteristics are applied to evaluate devices for VHF power conversion. Evaluation is based on computing the fractional power loss \( P_{\text{switch, Norm}} \) introduced by the semiconductor switch in a class E inverter as a function of frequency. For a given allowed fractional loss (e.g., 0.1 for 10% power loss in the transistor) this approach reveals an upper bound on operating frequency for a specific device in a class E converter. When comparing devices, a device having a higher operating frequency limit may be considered more desirable. The switching frequency limit may be significantly higher in other converter topologies, but the relative performance of different devices is likely to remain unchanged.

Two variants of this evaluation procedure are introduced. The first variant is based on selecting an optimal output power for each candidate frequency to maximize efficiency with the specified transistor. This is useful for general transistor evaluation. The second variant is based on evaluating the transistor across frequency for a specified output power level (i.e., to meet a desired application target). This is useful when comparing transistors for a target application.

1) General Transistor Evaluation: To evaluate a transistor for VHF operation, consider the total nominal power loss in the transistor

\[ P_{\text{SW, Norm}} \approx 2.36 \cdot P_{\text{Cond, Norm}} + \frac{2\pi^2 \cdot f^2 \cdot C_{\text{gs}}^2 \cdot R_G \cdot V_{Gac}^2}{P} \]  

In designs where \( C_1 \) is mostly or entirely composed of device capacitance, conduction through the lossy device capacitance may also represent a significant loss mechanism. \( R_{\text{eq}} \), the equivalent resistance of the device output capacitance, is shown in Table III for a number of devices.
This is the loss in the transistor (due to gating and conduction) normalized to total system power $P$.

For a given switching frequency $f$ there is an operating power $P_{\text{OPT}}$ (in W) that maximizes efficiency subject to the minimum power constraint of the class E inverter

$$P_{\text{OPT}} = \max \left\{ P_{\text{min}}, 2.80 \frac{R_G}{R_{D\text{Son}}} C_{\text{iss}} V_{\text{dc}} V_{G\text{ac}f} \right\}$$

in which $P_{\text{min}}$ is calculated as in (2) and $V_{\text{dc}} = V_{\text{g},\text{max}}/4$. Plotting $P_{\text{Switch,Norm}}$ from (6) where $P$ is selected at $P_{\text{OPT}}$ from (7) at each frequency yields the appropriate transistor loss versus frequency curve. This curve shows the minimum loss achievable with the specified transistor (in class E operation) and sinusoidal resonant gate drive as a function of frequency. This result may be considered a lower bound for what is achievable with available VHF converter topologies.

2) Evaluation for a Target Output Power: To evaluate a given transistor across frequency for a particular target power level $P$, one can plot $P_{\text{Switch,Norm}}$ from (6) for this power level and a specified input voltage $V_{\text{dc}} < V_{\text{g},\text{max}}/4$. This curve can be used to select a maximum permissible operating frequency for class E operation based on allowed loss in the transistor. Note that the allowable operating frequency for this calculation is only for class E operation with sinusoidal gate drive, and is bounded by the limits of (3). As above, this result may be considered a lower bound on the performance achievable across topologies and operating methods.

As an example of this second variant, consider the evaluation of a transistor for application in a 2 W converter with $V_{\text{g}} = 3.6$ V. (6) can be evaluated as a function of frequency for the device in order to determine maximum operating frequency. From device to device, this maximum frequency can be used to rank their relative performance, with the objective of identifying the highest frequency possible. $V_{G\text{ac}}$ must be chosen to ensure the device is fully enhanced at turn on. Fig. 2 illustrates the performance of the FDN361AN MOSFET identified as a good device for high frequency. From the chart, an operating frequency of 30 MHz was selected for the converter design described in the following section for a target $P_{\text{Switch,Norm}} \leq 10\%$. Fig. 3 illustrates the device loss for a general application at a fixed frequency of 30 MHz as a function of output power. This helps evaluate how close the realized target application is to ideal application for the device at 30 MHz.

III. CONVERTER SPECIFICATION AND DESIGN

A resonant boost converter was designed using the transistor selected in Section II. The converter was designed to meet the following specifications: The input voltage ranges from 3.6 V to 7.2 V, while the output voltage is to be regulated at 7 V. The output power range is from 1 W to 2 W.

The resonant boost converter is based on a soft gated class E inverter combined with a single diode rectifier operating at 30 MHz. This frequency was selected above as the target frequency for $P_{\text{Switch,Norm}} \leq 10\%$. The output is regulated using cell modulation control (also called ON-OFF control or burst mode control) [20], [25], [26].

In this control scheme, the converter operates at a fixed switching frequency and duty ratio. To regulate the power delivered to the output, the converter operation is gated ON and OFF over time at a rate that is much slower than the switching frequency. By appropriately modulating the fraction of the time that the converter delivers power (at a modulating frequency far below the switching frequency) the output voltage can be maintained at a desired level.

A significant advantage of this control scheme is that the converter only runs at fixed switching frequency and duty ratio, facilitating implementation of soft switching and soft gating.

3 A selected list of commercially available devices deemed suitable for high frequency operation is provided in the Appendix along with some important device parameters.
Fig. 4. Block diagram for 2 W dc-dc converter operating at 30 MHz using cell modulation control. The dc-dc conversion is accomplished by the class E based inverter and single diode rectifier. The resonant gate drive circuit provides the drive signal for the inverter. The cell modulation control turns the converter on and off over time in order to maintain a regulated output voltage.

### TABLE I

<table>
<thead>
<tr>
<th>Component</th>
<th>Value</th>
<th>Component</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1</td>
<td>220pF</td>
<td>L3</td>
<td>75n</td>
</tr>
<tr>
<td>C2</td>
<td>220pF</td>
<td>L4</td>
<td>180n</td>
</tr>
<tr>
<td>C3</td>
<td>15pF</td>
<td>L5</td>
<td>120n</td>
</tr>
<tr>
<td>C4</td>
<td>0.022μF</td>
<td>M1</td>
<td>FDN361AN</td>
</tr>
<tr>
<td>C5</td>
<td>0.022μF</td>
<td>R1</td>
<td>11.8k</td>
</tr>
<tr>
<td>D1</td>
<td>MBR0520L</td>
<td>R2</td>
<td>8.87k</td>
</tr>
<tr>
<td>D2</td>
<td>MA27D2700</td>
<td>R3</td>
<td>510</td>
</tr>
<tr>
<td>Comparator</td>
<td>LM7235</td>
<td>R4</td>
<td>202k</td>
</tr>
<tr>
<td>Dual Inverter</td>
<td>NC7WZ04</td>
<td>R5</td>
<td>1k</td>
</tr>
<tr>
<td>Dual Inverter</td>
<td>NC7WZ04</td>
<td>R6</td>
<td>10k</td>
</tr>
<tr>
<td>5V Regulator</td>
<td>TPS76950</td>
<td>R7</td>
<td>15.4k</td>
</tr>
<tr>
<td>L1</td>
<td>120n</td>
<td>R8</td>
<td>990k</td>
</tr>
<tr>
<td>L2</td>
<td>58n</td>
<td>REF1</td>
<td>ADR530</td>
</tr>
</tbody>
</table>

Moreover, all of the power stage components can be sized based on the very high switching frequency, yielding small size and fast transient performance. Only the input and output filter capacitors need be sized for the ripple at the lower modulation frequency. The practical implications of this strategy will be presented in Section IV.

A block diagram of the converter is presented in Fig. 4. The three main components of the converter are the power stage, resonant gate drive circuit, and the cell modulation control. The design and performance of the individual subsystems follow, including a schematic for each block in Fig. 4. All component values are specified in Table I. Experimental results for the full converter are presented in Section IV.

### Power Stage

The power stage of the resonant boost converter can be developed from the class E inverter as follows [18]: The series resistive load is transformed to an equivalent resistance in parallel with the tank capacitor. The resistor is then replaced by a resonant single-diode rectifier (which siphons energy out of the tank), yielding the topology of Fig. 5. The tank may be retuned if needed to account for the nonlinear impact of the diode, such that near ZVS is maintained over the input voltage range. A benefit of the topology of Fig. 5 is that it absorbs the device parasitic capacitances to the extent that package inductances are not large (a valid approximation in the developed prototype).

Note that the transformation from a load in series with the tank to a load in parallel with the tank capacitor means that a fraction of the total power (equal to \( V_{IN}/V_{OUT} \)) is transferred directly as dc current from the input to the output; this reduces loss as compared to processing all power through ac waveforms. A further advantage of the topology of Fig. 5 is that it absorbs the parasitic capacitances of both the switch and the diode to the extent that device package inductances can be ignored. (If \( C_1 \) and \( C_2 \) in Fig. 5 entirely comprise device capacitance, then the package inductances can be effectively absorbed into \( L_1 \) and \( L_2 \) as well.)

It should also be noted that, component value selection aside, the circuit of Fig. 5 is topologically equivalent to the ZVS “multiresonant” boost converter of [27]. The principle differences between the design introduced here and the approach elucidated in [27] arise from how the circuit is controlled. Because we focus on operation at fixed switching frequency and duty ratio (with on/off control for regulation) rather than constant-off-time/variable-frequency control as in [27], we can employ sinusoidal resonant gating for efficient operation at VHF frequencies. Likewise, we need not rely on the switch body diode to preserve ZVS operation across operating conditions. Finally, the use of on/off control offers the possibility of greatly improved light-load operation.

It should be noted that the concept of a steady state conversion ratio (e.g., \( M \)) is not relevant for the proposed converter design. This is because output power and voltage are controlled by modulating the converter on and off over time, and not by running continuously at an operating point that provides the requisite conversion ratio or output power.

In developing the power stage, simulations in SPICE were carried out. Detailed simulation models used in this development may be found in [18]. Manufacturer-provided models were used for the semiconductor devices. There has also been great success in utilizing simple “ideal switch plus drop” models of
the semiconductor devices, augmented with nonlinear capacitances. This approach has also been found to be adequate to frequencies in excess of 100 MHz. At the highest frequencies, device package inductance and printed circuit board capacitance also need to be carefully modeled for high accuracy, along with passive component parasitics such as capacitor ESR and ESL (e.g., see [17]).

A prototype of the power stage illustrated in Fig. 5 was developed prior to the full system design to validate the power stage behavior. The transistor was gated with a 30 MHz sinusoidal drive signal via an external power amplifier. The resultant converter was then exercised over the full input voltage range while driving a fixed voltage load. Fig. 6 shows the \( V_{ds} \) waveforms for the transistor, demonstrating the ZVS behavior across the input voltage range.

**B. Resonant Gate Drive**

A multistage resonant gate drive circuit was designed to operate the power stage transistor. The design combines the features of a self oscillating resonant driver [3], [16], [20] and the tapered hard-switched driver designs sometimes found in low-power integrated converters [28], [29]. The drive circuit is illustrated in Fig. 7. An example gate drive waveform, \( V_{gs} \), for the resonant gate drive circuit of the final converter prototype is presented in Fig. 8. The accompanying drain waveform, \( V_{dr} \), is also included.

The gate drive circuit is made up of two stages of inverters. The first stage is designed as a low current oscillator source, and the second stage is designed as a higher current drive stage. Simple inverters can be used for the drive current stage as well as adapted to a relaxation oscillator with relatively few components.

The first stage of the drive structure was designed to be self oscillating, eliminating the need for a separate oscillator. The converter is controlled by alternately disabling the gate drive and allowing it to run freely.

The second stage consists of three parallel inverters designed to deliver sufficient power to the resonant tank. The inverters are utilized for their suitable current drive capability, as well as their benefit of eliminating the external circuitry a traditional push/pull stage would require to mitigate shoot through. This drive stage has three times the current capacity as the oscillator stage, taking advantage of a tapered multistage design.

The final component of the gate drive circuit is the resonant tank network which operates resonantly to reduce gate drive
A Zener diode provides a voltage reference that is constant across the input voltage range. An isolation diode allows the oscillator to run while the comparator output is high, but will pull the oscillator down to ground when the comparator output falls. The hysteresis band influences the magnitude of the output ripple. Component values are listed in Table I.

The inductively-tuned shunt leg $L_dC_4$ is designed to resonate with the gate capacitance at a frequency slightly below the switching frequency, such that it provides much of the reactive power needed to drive the gate (reducing the current requirement and output capacitance of the drive stage). The resulting network is capacitive at the switching frequency, and is driven from the square-wave output of the drive stage via inductor $L_3$, thus providing approximately sinusoidal drive waveforms and reducing the capacitive switching loss of the drive stage.

A limitation of this reactive drive network is the potential for undesired self driving of the gate from the drain voltage via $C_{gs}$ when the oscillator is inhibited. This is a possibility (especially at high input voltages) since the resonant tank network peaks the gate impedance near the switching frequency, and the drive stage holds the gate low only through the tank network. In the design presented here, a compromise was made between optimizing the forward drive (from the drive stage) when driving the power stage and mitigating the reverse drive (from the drain) when holding the power stage OFF. The need for this compromise could be eliminated (improving drive performance) by adding an additional small semiconductor switch directly across the gate which is closed when the power stage is inhibited.

A resonant tank circuit with an added shunt branch helps to overcome the tradeoff between the drive stage resistance and its hard switched output capacitance. The second LC tank provides reactive power to the gate, reducing the dissipation in the drive stage. This allows for the size of the drive switches to be reduced, with less output capacitance.

The capacitor $C_4$ in the shunt branch also helps improve the switching behavior. In steady state, the capacitor has a voltage of $V_{dd}/2$ across it that biases the drive signal closer to the device threshold voltage. However, under cell modulation control, the charge on $C_4$ will be hard switched as the converter is enabled and disabled. This occurs at the cell modulation frequency,
which is significantly lower than the converter frequency of 30 MHz. This results in losses of

\[ P_{\text{shunt}} = C_d \left( \frac{V_{\text{dd}}}{2} \right)^2 f_{\text{mod}} \]  

(8)

where \( V_{\text{dd}} \) is the inverter rail voltage, and \( f_{\text{mod}} \) is the rate at which the converter is modulated ON and OFF to regulate the output.

C. Cell Modulation Control

Fig. 9 contains a simplified block diagram for a cell modulated (ON-OFF) control architecture. The main components are the rf dc-dc converter, an output filter, and a feedback network to enable or disable the converter. The output filter averages the power delivered by the converter over time, while the feedback network enables the converter for an appropriate fraction of time to meet the load requirement.

A feedback network is needed to monitor the output voltage and provide the modulation (ON/OFF) control signals for the converter. The controller schematic is shown in Fig. 10.

A voltage divider network scales the output voltage down for comparison to a 3 V reference, chosen to be valid over the full input voltage range. A hysteresis band is set around the comparator to provide noise rejection and control the magnitude of the output ripple.

The output of the control network is designed to directly enable or inhibit the converter’s gate drive oscillator. A low output from the comparator pulls the relaxation oscillator input down, disabling the drive circuit, while a high output from the comparator isolates the comparator from the oscillator, allowing it to run freely.

IV. CONVERTER PERFORMANCE

A prototype dc-dc converter was built using the converter cell, resonant gate circuit, and cell modulation control architecture described in the previous section. The converter is presented in Fig. 11 along with the edge of a U.S. dime for scale. The converter area is approximately 0.75 in\(^2\). The height, including PCB, is approximately 0.25 in. Full experimental results for this converter and a comparison to a commercially available device follow.

A. Experimental Results of Full Converter

Efficiency over load and input voltage range is presented in Fig. 12. The converter efficiency ranges from 71% to 81% over the load range of the converter.

The converter cell transient response is illustrated in Fig. 13. Both the cell turnON and turn OFF time is approximately 0.25 \( \mu \)s in response to the gate driver enable signal. The cell modulation characteristics of the converter are illustrated over input voltage and load range in Fig. 14. The modulation frequency range (far below the switching frequency of 30 MHz) is enumerated in Table II.

Fig. 15 demonstrates the band limited output voltage ripple as well as the converter load transient response. At time \( t = 0 \), the converter load is stepped from 1 W to 2 W, the entire load range of the converter. The cell modulation duty cycle of the converter changes to meet the load requirement, and the transient response of the circuit does not exceed the output ripple of the converter operating in steady state. (The visible noise spike is from the load switching circuit.) The cell modulation control architecture easily adapts to changing load conditions.
TABLE II

<table>
<thead>
<tr>
<th>$V_{in}$</th>
<th>$P_{out} = 1W$</th>
<th>$P_{out} = 2W$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$T_{mod}$ ($\mu$s)</td>
<td>$f_{mod}$ (kHz)</td>
</tr>
<tr>
<td>3.6</td>
<td>4</td>
<td>250</td>
</tr>
<tr>
<td>7.2</td>
<td>5</td>
<td>200</td>
</tr>
</tbody>
</table>

Fig. 15. AC output ripple measurement for the cell modulated converter prototype around the regulated dc output voltage, 7 V. The power stage is turned on during the positive slope portions, and shut down during the negative portions. The 30 MHz switching ripple is highly undersampled in this photograph leaving the modulation frequency component visible. This figure also illustrates the transient response to a load step from 1 W to 2 W at time $t = 0$. The spike seen at $t = 0$ is from the load switching circuit.

B. Relative Performance of a Commercial Converter

A commercial boost converter design was used as a benchmark for comparison to the new design. The LM7231Y boost converter from National Semiconductor was selected for comparison. It is an integrated switch boost converter operating at a switching frequency of 600 kHz. An evaluation board from the manufacturer, having similar output capacitance (10 $\mu$F) to the VHF design and configured to match the 7 V output specification of the prototype, was used for the comparison. The evaluation board uses a 4.7 $\mu$H boost inductor.

The prototype converter was compared to the LM7231Y in terms of ripple performance and load transient behavior. Circuit area was comparable, though further integration work on the prototype could reduce its size while the LM7231Y is already a fully integrated part except for external passive components.

The ripple performance of the LM7231Y is presented in Fig. 16. It is appropriate to compare this to Fig. 15 for the prototype converter. The static switching ripple of the conventional converter is approximately one third that due to the VHF design. This is not surprising, given that the two designs use similar levels of output capacitance and the highest modulation frequency of the VHF design is roughly one third the switching frequency of the conventional design.

It is also important to consider the transient performance of the two designs. The ac coupled response of the LM7231Y evaluation board output voltage to a load transient is illustrated in Fig. 17. The load is stepped from 2 W to 1 W, resulting in a transient response of up to 50% overshoot.

The main benefit of the resonant boost converter is revealed by comparing Fig. 17 and Fig. 15. The transient response of the VHF resonant boost converter does not even exceed its nominal...
steady state output voltage ripple. In comparison, the LM7231Y overshoots its operating point by 50%. The cell modulated resonant boost converter provides a tightly regulated output voltage over any transient within its load range specification using only small passive components. Achieving a similar level of ripple and transient performance from the conventional design would require dramatic increases in output capacitance, with commensurate increases in circuit size.

This comparison underscores an important difference between the proposed approach and conventional low-frequency PWM designs. In a VHF design with ON/OFF control, the bulk output capacitance is selected based on a specified ripple. One way to reduce ripple is to increase the bulk capacitance. Alternatively, however, the modulation ripple of a VHF design can be reduced without increasing bulk capacitance and with very little efficiency penalty through the use of low dropout

<table>
<thead>
<tr>
<th>Device</th>
<th>$V_{DS,Max}$ (V)</th>
<th>$R_{Gate}$ (Ω)</th>
<th>$C_{ISS}$ (pF)</th>
<th>$R_{DS,ON}$ (Ω)</th>
<th>$C_{OSS}$ (pF)</th>
<th>$R_{OSS}$ (mΩ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>IRF1902</td>
<td>20</td>
<td>0.8</td>
<td>480</td>
<td>0.085 ($@V_{GS} = 4.5V$)</td>
<td>190</td>
<td>N/A</td>
</tr>
<tr>
<td>Si4346DY</td>
<td>30</td>
<td>0.5</td>
<td>1100</td>
<td>0.025 ($@V_{GS} = 4.5V$)</td>
<td>175</td>
<td>577.16</td>
</tr>
<tr>
<td>FDN361AN</td>
<td>30</td>
<td>1.2</td>
<td>280</td>
<td>0.15 ($@V_{GS} = 4.5V$)</td>
<td>60</td>
<td>404.86</td>
</tr>
<tr>
<td>Si4940</td>
<td>40</td>
<td>1</td>
<td>550</td>
<td>0.059 ($@V_{GS} = 4.5V$)</td>
<td>150</td>
<td>519.23</td>
</tr>
<tr>
<td>IRFL014N</td>
<td>55</td>
<td>0.7</td>
<td>290</td>
<td>0.16 ($@V_{GS} = 10V$)</td>
<td>100</td>
<td>255.57</td>
</tr>
<tr>
<td>IRFZ24NS</td>
<td>55</td>
<td>0.9</td>
<td>560</td>
<td>0.07 ($@V_{GS} = 10V$)</td>
<td>190</td>
<td>444.15</td>
</tr>
<tr>
<td>FDS5672</td>
<td>60</td>
<td>0.12</td>
<td>2900</td>
<td>0.012 ($@V_{GS} = 6V$)</td>
<td>500</td>
<td>194.13</td>
</tr>
<tr>
<td>PD57060</td>
<td>65</td>
<td>0.19</td>
<td>190</td>
<td>0.233 ($@V_{GS} = 10V$)</td>
<td>65</td>
<td>638.44</td>
</tr>
<tr>
<td>DE150-201N09A</td>
<td>200</td>
<td>1.1</td>
<td>1200</td>
<td>0.2 ($@V_{GS} = 15V$)</td>
<td>190</td>
<td>N/A</td>
</tr>
<tr>
<td>ARF449A</td>
<td>450</td>
<td>0.07</td>
<td>1100</td>
<td>0.8 ($@V_{GS} = 10V$)</td>
<td>95</td>
<td>N/A</td>
</tr>
<tr>
<td>ARF521</td>
<td>500</td>
<td>&lt;0.1</td>
<td>1000</td>
<td>0.56 ($@V_{GS} = 10V$)</td>
<td>85</td>
<td>300</td>
</tr>
</tbody>
</table>
linear post regulation or active ripple filtering (e.g., [30]–[34]). A conventional converter, by contrast, requires a large bulk capacitor to meet transient requirements, independent of ripple considerations. (Linear post regulation and active capacitor to meet transient requirements, independent of ripple A conventional converter, by contrast, requires a large bulk linear post regulation or active ripple A conventional converter, by contrast, requires a large bulk linear post regulation or active ripple...

V. CONCLUSION

The desire to reduce passive component size and improve dynamic performance of dc–dc converters motivates the development of designs operating at very high switching frequencies. Practical operation at these frequencies requires circuit designs, control methods, and semiconductor devices that provide low-loss switching and gating of the devices. This paper explores transistor selection and design of very high frequency dc–dc converters.

Methods for evaluating MOSFET transistors and selecting operating frequencies for VHF power converters are presented. The selection metrics are for class-E based converters employing sinusoidal resonant gating, but may be expected to be useful on a qualitative level for a broader range of VHF topologies. These methods are applied to the design of a resonant boost converter operating at 30 MHz using a conventional vertical power MOSFET. Design of the power stage, resonant gate drive, and control circuitry are treated in detail. Experimental results demonstrating the performance of the converter are presented along with a comparison to a conventional design. It is shown that the VHF design achieves a combination of size and dynamic performance that is far better than the conventional design.

APPENDIX

This appendix provides a representative list of MOSFETs that the authors have identified as good candidates for high-frequency operation under soft-switching and soft-gating conditions. Parameters provided are a mixture of datasheet values and measured parameters of sample devices. (Gate resistance in particular is often not provided in datasheets, as it is not of primary importance in hard-gated converters.) Table III presents the data.

It should be noted that the authors and their colleagues have used a subset of the devices listed here to realize designs operating at frequencies up to 110 MHz at tens of Volts and Watts (e.g., [17], [19], [20], and [35]) and up to 30 MHz at hundreds of Volts and Watts (e.g., [36] and [37]). Moreover, additional increases in power at a given frequency can be obtained through the use of a cellular converter architecture, as described in [16], [25].


James R. Warren, III received the B.S. and M.Eng. degrees from the Massachusetts Institute of Technology, Cambridge, in 2004 and 2005, respectively. His graduate research was supported by the C. S. Draper Laboratory, Cambridge, through a Draper Fellow position. In 2005, he began work in research and development of electronic systems for communications, signal processing, and sensing applications.

Kathryn Anne Rosowski is working toward the bachelor's degree in physics, with a concentration in biology, at Cornell University, Ithaca, NY. Her current research interests are in the area of neurobiology.

David J. Perreault (S’91–M’97–SM’06) received the B.S. degree from Boston University, Boston, MA, in 1989, and the S.M. and Ph.D. degrees from the Massachusetts Institute of Technology, Cambridge, MA, in 1991 and 1997, respectively. In 1997, he joined the MIT Laboratory for Electromagnetic and Electronic Systems as a Postdoctoral Associate, and became a Research Scientist in the laboratory in 1999. In 2001, he joined the MIT Department of Electrical Engineering and Computer Science, where he is presently the Emanuel E. Landsman Associate Professor of Electrical Engineering and Computer Science. His research interests include design, manufacturing, and control techniques for power electronic systems and components, and in their use in a wide range of applications. Dr. Perreault received the Richard M. Bass Outstanding Young Power Electron. Engineer Award from the IEEE Power Electron. Society, an ONR Young Investigator Award, and the SAE Ralph R. Teetor Educational Award, and is co-author of two IEEE prize papers.