Resonant Body Transistors in IBM’s 32nm SOI CMOS technology

The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters.

<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>As Published</td>
<td><a href="http://dx.doi.org/10.1109/SOI.2012.6404400">http://dx.doi.org/10.1109/SOI.2012.6404400</a></td>
</tr>
<tr>
<td>Publisher</td>
<td>Institute of Electrical and Electronics Engineers (IEEE)</td>
</tr>
<tr>
<td>Version</td>
<td>Author's final manuscript</td>
</tr>
<tr>
<td>Accessed</td>
<td>Tue Apr 02 11:30:19 EDT 2019</td>
</tr>
<tr>
<td>Citable Link</td>
<td><a href="http://hdl.handle.net/1721.1/93886">http://hdl.handle.net/1721.1/93886</a></td>
</tr>
<tr>
<td>Terms of Use</td>
<td>Creative Commons Attribution-Noncommercial-Share Alike</td>
</tr>
<tr>
<td>Detailed Terms</td>
<td><a href="http://creativecommons.org/licenses/by-nc-sa/4.0/">http://creativecommons.org/licenses/by-nc-sa/4.0/</a></td>
</tr>
</tbody>
</table>
This work presents an unreleased CMOS-integrated MEMS resonators fabricated at the transistor level of IBM’s 32SOI technology and realized without the need for any post-processing or packaging. These Resonant Body Transistors (RBTs) are driven capacitively and sensed piezoresistively using an n-channel Field Effect Transistor (nFET). Acoustic Bragg Reflectors (ABRs) are used to localize acoustic vibrations in these resonators completely buried in the CMOS stack and surrounded by low-k dielectric. Experimental results from the first generation hybrid CMOS-MEMS show RBTs operating at 11.1-11.5 GHz with footprints < 5µm × 3µm. The response of active resonators is shown to contrast with passive resonators showing no discernible peak. Comparative behavior of devices with design variations is used to demonstrate the effect of ABRs on spurious mode suppression. Temperature stability and TCF compensation due to complimentary materials in the CMOS stack are experimentally verified.

INTRODUCTION

RF MEMS resonators offer an attractive alternative to their counterparts such as LC tanks and SAW devices owing to their high Q, small footprint, and low power operation. Furthermore, Si-based resonators offer designers the possibility of embedding these resonators directly within the CMOS stack [1]. This leads to reduced parasitics from on and off-chip routing for high frequency operation, smaller size and weight, and decreased power consumption by alleviating constraints for impedance matching networks [2,3].

The authors have previously demonstrated Resonant Body Transistors (RBTs) [4,5] with internal dielectric drive and Field Effect Transistor (FET) sensing up to 37 GHz. FET-sensing has thus been shown to reach orders of magnitude higher frequencies than possible with passive resonators due to the active amplification of the resonance signal before the presence of parasitics.

RBTs in IBM 32nm SOI Process

A schematic of one variation of the 32nm RBT is shown in Fig. 1. Due to material restrictions in CMOS, electrostatic transduction is considered to take advantage of the gate stack. Devices are driven electrostatically and acoustically sensed using a FET. Structurally, the drive capacitor consists of PolySi gate material and a p or n doped SCS device layer acting as capacitor plates with the SiON gate dielectric between them [6]. On the sense side, a foundry-provided body-contacted nFET is modified to incorporate it within the resonant cavity along with the capacitor on the same device layer.

In operation, the FET is biased into saturation while grounding the body separately from the source to reduce feed-through. A small AC voltage is superimposed on top of a DC bias to squeeze the capacitor dielectric which translates into longitudinal strain through the Poisson effect. At resonance, the strain in the nFET channel on the sensing side modulates carrier mobility, resulting in an AC drain current. In Si piezoresistive sensing provides >10x boost in sensing as compared to capacitive sensing. Furthermore, the decoupling of the drive and sense mechanisms reduces the feed-through parasitics.

In this design, Si/SiO₂ was chosen as the material combination for ABRs as these materials occur in the easily patterned Shallow Trench Isolation (STI) structures offered in this technology. The acoustic impedance mismatch between Si and SiO₂ is $Z_{rel} = \frac{Z_{Si}}{Z_{SiO₂}} \approx 1.47$ and the resultant reflectivity achieved using 7 pairs of ABRs is $R \approx 99.4\%$ based on 1D analysis [7].

EXPERIMENTAL RESULTS

The frequency response of the input to output transconductance of an nFET-ncap device is shown in Fig. 2. The device shows a resonance frequency of 11.1
GHz with a $Q \approx 17$ extracted from FWHM. The amplitude of the resonance peak changes with the actuation gate voltage $V_a$ verifying the mechanical nature of the resonance peak. Similarly, a smaller front gate voltage $V_G$ results in a smaller drain current $I_D$.

Fig. 3 shows the frequency and phase response of pcap-nFET device designed on the same die. This device is driven with a p-doped capacitor instead of an n-doped capacitor and demonstrates a resonance frequency of 11.54 GHz with $Q=24$ with an improved feedthrough over the ncap-nFET device.

![Fig. 2: Frequency response of an nFET-ncap resonator showing a resonance frequency of 11.1 GHz, $Q=17$. The back gate voltage $V_a$ modulates the gain at resonance verifying the mechanical nature of the resonance peak.](image)

**RBT extracted using a rational transfer function $H(s) = \sum_{k=1}^{n} R_k/(s - a_k) + D$.**

Two different families of poles were observed—those showing positive TCF indicating oxide-compensated modes and those with negative TCF showing Si-dominated modes. The complimentary TCF of Si/SiO2 in the CMOS stack in these unreleased resonators provides the opportunity to engineer the TCF of the resonance peak in future designs to either obtain a high TCF for design of temperature sensors or for a low TCF for oscillators and filters.

**CONCLUSION**

These devices mark the first unreleased resonators to be integrated in an FEOL CMOS process, enabling high frequency operation with small footprint, high, yield, and no post-processing or packaging. Current efforts include the incorporation of Deep Trench Capacitors available in the IBM SOI processes for improved transduction efficiency, reduction in spurious modes, and higher quality factors.