

# MIT Open Access Articles

The role of AsH[subscript 3] partial pressure on antiphase boundary in GaAs-on-Ge grown by MOCVD ? Application to a 200mm GaAs virtual substrate

The MIT Faculty has made this article openly available. *Please share* how this access benefits you. Your story matters.

**Citation:** Kohen, David, Shuyu Bao, Kwang Hong Lee, Kenneth Eng Kian Lee, Chuan Seng Tan, Soon Fatt Yoon, and Eugene A. Fitzgerald. "The Role of AsH3 Partial Pressure on Anti-Phase Boundary in GaAs-on-Ge Grown by MOCVD – Application to a 200mm GaAs Virtual Substrate." Journal of Crystal Growth 421 (July 2015): 58–65.

As Published: http://dx.doi.org/10.1016/j.jcrysgro.2015.04.003

Publisher: Elsevier

Persistent URL: http://hdl.handle.net/1721.1/110037

**Version:** Author's final manuscript: final author's manuscript post peer review, without publisher's formatting or copy editing

Terms of use: Creative Commons Attribution-NonCommercial-NoDerivs License



- 1 The role of AsH<sub>3</sub> partial pressure on anti-phase boundary in GaAs-on-
- 2 Ge grown by MOCVD application to a 200 mm GaAs virtual
- 3 substrate
- 4
- KOHEN David<sup>1,\*</sup>, BAO Shuyu<sup>1,2</sup>, LEE Kwang Hong<sup>1</sup>, LEE Kenneth Eng Kian<sup>1</sup>, TAN Chuan Seng<sup>1, 2</sup>,
   YOON Soon Fatt<sup>1,2</sup>, FITZGERALD Eugene A.<sup>1,3</sup>
- <sup>1</sup> Low Energy Electronic Systems IRG (LEES), Singapore-MIT Alliance for Research and
   Technology, 1 Create Way, Singapore 138602
- <sup>2</sup> School of Electrical and Electronic Engineering, Nanyang Technological University, 50 Nanyang
   Avenue, Singapore 639798, Singapore
- <sup>3</sup> Department of Materials Science and Engineering, Massachusetts Institute of Technology, 77
- 12 Massachusetts Avenue, Cambridge, MA 02139, USA
- 13 <u>\*david@smart.mit.edu</u> +6598592078

## 14 Abstract

We demonstrate the influence of the arsine partial pressure  $(p(AsH_3))$  on the quality of a GaAs layer grown on Ge substrate by metal organic chemical vapor deposition. The GaAs quality improves with  $p(AsH_3)$  used during the 100 nm thick GaAs buffer layer. By growing a GaAs buffer layer at 630°C with  $p(AsH_3)$  of 5 mbar, we obtain a smooth GaAs layer with a root mean square roughness of 4.7 Å. This GaAs layer does not contain anti-phase boundaries. With these optimized growth parameters, we fabricate a virtual GaAs substrate on a 200 mm silicon wafer as a first step towards the integration of III-V devices on silicon.

## 22 Keywords

- A3. Metalorganic chemical vapor deposition, A1. roughening, A3. Metalorganic vapor phase
- epitaxy, B1. Gallium compounds, B2. Semiconducting III-V materials

### <sup>26</sup> 1 Introduction

Although the lattice mismatch (<0.1%) and thermal expansion coefficient mismatch (<1.6% at room temperature) between GaAs and Ge are small, the polar nature of GaAs makes it difficult to obtain high quality GaAs on Ge. GaAs can be deposited in two different orientations on the non-polar Ge lattice, with one orientation being rotated relative to the other by 90° along the growing axis[1]. When two different GaAs orientations are deposited on the same surface, As-As and Ga-Ga bonds form at the domains boundary and propagate in the growing GaAs layer, creating an anti-phase boundary (APB)[1].

34 Anti-phase boundaries (APB) result in surface roughening in the form of long cracklike structures[2], depressions in the surface[3] or even stacking faults formation[4,5]. APB 35 36 also act as recombination centers, thereby reducing the photoluminescence (PL) efficiency of the GaAs layer[6]. While surface roughening is detrimental to majority carrier devices 37 because surface scattering decreases channel mobility, a high recombination rate decreases 38 the performances of minority carrier devices such as solar cells or light-emitting diodes. 39 Therefore, the optimization of the GaAs on Ge growth is a first step towards performance 40 improvements of III-V devices on Ge (or Si). 41

42 Different techniques have been proposed and experimentally demonstrated to either suppress or reduce APB in GaAs on Ge. An early proposal was to use a non-polar GaAs 43 growing axis (e.g. on {111} or {211} Ge surface)[7,8]. However, <100> orientated Ge 44 wafers are preferred due to their lower cost, greater availability, and more importantly they 45 open a pathway towards integration of III-V devices on Si (100) wafers that are used in 46 CMOS processing. Although the selective area growth of GaAs inside Silicon V-47 grooves[9,10] or trenches[11] has been demonstrated to prevent the APB formation, the 48 growth of APB-free blanket GaAs on Ge (or Si) by MOCVD still remains challenging. 49

Because of the polar nature of the <100> GaAs growth axis, starting on a double-step Ge surface is required[12]. One way to obtain a double step Ge surface is to use a slightly misorientated Ge wafer (typically between 2 and 10°). Single-domain GaAs growth on such offcut Ge wafers has been demonstrated previously[13]. However, the use of misorientated substrates is an essential but insufficient condition to obtain APB-free GaAs layers. A twostep growth, with a thin GaAs buffer layer with optimized growth parameters, followed by growth of GaAs under more conventional growth conditions, is necessary.

Two temperature ranges have been reported for the GaAs buffer layer that allows for 57 the growth of APB-free GaAs layers. One is in the [350-550°C] range[4,14–17] and the 58 second one is in the [600-725°C range][7,17–20]. Between these two temperature ranges, 59 60 growth of a mixed distribution of GaAs domains occurs, leading to the formation of 61 numerous APB[17]. Although the lower temperature regime reduces the diffusion of Ge into the GaAs layer [14], the higher temperature regime reduces the carbon contamination in the 62 GaAs layer[21]. Furthermore, it is frequent to observe diamond-shape APB-related defects at 63 the GaAs/Ge interface with the low-temperature growth regime[3,15,22]. In addition, using 64 the higher temperature regime, devices grown on Ge substrates such as lasers and solar cells 65 66 have shown comparable and even better performances than on GaAs substrate[18,21]. This has motivated us to use the higher temperature regime for the GaAs buffer layer. 67

Arsenic atoms play an important role at the Ge surface by creating As dimers with two possible orientations[1] that can lead to two GaAs domains. In addition, the Ge surface exposed to arsine will be covered by a self-limiting As monolayer. Since arsenic has a high vapor pressure, care must be taken to ensure the complete coverage of the Ge surface in order to prevent the formation of APB during the GaAs growth. There are contradictory reports in the literature about the optimized V/III ratio for the GaAs buffer layer growth[13,19,20,23]. Values ranging from 12 up to 120 have been reported. All the cited studies used MOCVD with AsH<sub>3</sub> as the group V precursor, so it is surprising that such a large range of "optimized V/III ratios" was reported.

This paper investigates the discrepancies in the reported values for the optimized V/III ratio for APB-free growth of GaAs on Ge. We show that it is the AsH<sub>3</sub> partial pressure  $(p(AsH_3))$  during the GaAs buffer layer, and not the V/III ratio, that influences the appearance of anti-phase boundaries (APB). We demonstrate the growth of GaAs on a Ge substrate with a RMS roughness below 5 Å on a 10 × 10 µm<sup>2</sup> scan, with excellent crystalline and optical quality by using an optimized  $p(AsH_3)$  of 5 mbar. These optimized growth parameters are used to fabricate a virtual 200 mm GaAs substrate on silicon.

84

### 85 2 Experimental details

Epi-ready <100> orientated Ge and GaAs wafers with a 6° offcut towards the nearest 86 (111) plane were used as starting substrates. The growth of GaAs layers was performed in an 87 AIXTRON Crius MOCVD reactor using TMGa and AsH<sub>3</sub> as precursors and 32 standard 88 89 liters per minute (slm) of H<sub>2</sub> as carrier gas. An optical pyrometer array measured the 90 temperature at the surface of the wafer. GaAs was grown on Ge substrates using a two-step growth process, which consists of a thinner GaAs buffer layer grown with one set of process 91 conditions, followed by a thicker GaAs epi-layer using a different set of growth conditions 92 (Figure 1). 93

## GaAs epi-layer (500 nm)

# GaAs buffer layer (100 nm)

Ge substrate

94

*Figure 1: Schematics of the two-step GaAs growth on Ge. A 100 nm GaAs buffer layer is grown with varying growth parameters. Then a 500 nm thick GaAs epi-layer is grown under conventional GaAs growth parameters.*

98 Each growth began with the wafer baked at 650°C under H<sub>2</sub> for 5 minutes in order to initiate a double-step surface. This was followed by the 100 nm thick GaAs buffer layer, 99 which was initiated with a 5-second pre-flow of AsH<sub>3</sub> followed by the introduction of TMGa 100 at a fixed flow rate of 19 µmol/min or 38 µmol/min. The surface temperature, reactor 101 pressure and V/III ratio were varied for the GaAs buffer layer growth of different samples, as 102 103 listed in Table 1. Following the GaAs buffer layer, a 500 nm thick GaAs epi-layer was deposited. For all samples, growth of the GaAs epi-layer was carried out at 630°C under a 104 reactor pressure of 100 mbar, with a TMGa flow of 96 µmol/min and a V/III ratio of 46. 105

AFM in tapping mode was used to measure the root mean square (RMS) surface roughness. The interface between GaAs and Ge was observed using cross-sectional TEM at 200kV in a FEI Tecnai tool and a FEI scanning electron microscope (SEM). A 488 nm blue laser coupled to a silicon photo-detector probed the light emission properties of the GaAs layer and the GaAs QW structure at room temperature. The GaAs layer thickness was measured using spectroscopic ellipsometry at 65°, 70° and 75° incidence angle over a [0.7-5] eV energy range. To analyze the crystalline quality of the layers, we used a PANalytical

113	high-resolution	X-ray	diffractometer	equipped	with	a	hybrid	4-bounce	Ge(400)
114	monochromator	that only	y let the Cu $K_{\alpha 1}$	radiation pa	ss thro	ugh	. The det	ector was u	sed in the
115	channel mode configuration for the fast reciprocal space mapping (RSM) or equipped with					bed with a			
116	symmetric 3xGe	e (220) tr	iple-axis analyze	er to measure	e the hi	igh 1	resolution	n RSM.	

Sample	Temperature	V/III	AsH <sub>3</sub>	TMGa	Reactor	Growth	Visual
name	(°C)	ratio	partial	flow	Pressure	Time	inspection
			pressure	(µmol/min)	(mbar)	(minutes)	of surface
			(mbar)				
А	630	234	0.3	19	100	21	Cloudy
В	680	234	0.3	19	100	21	Cloudy
С	630	936	1.25	19	100	21	Slightly
							cloudy
D	630	936	2.5	38	100	10.5	Specular
Е	630	936	5	38	200	10.5	Specular
F	630	468	5	38	400	10.5	Specular

117 Table 1: Process parameters used during the 100 nm thick GaAs buffer layer. All samples are then

118 *capped by a 500 nm thick GaAs epi-layer grown at 630°C with a V/III ratio of 46.* 

119

## 120 3 Results

121 3.1 Optimization of GaAs on Ge

122 Sample A, grown with a V/III ratio of 234 at 630°C exhibits a cloudy surface, which is a characteristic of a very rough surface. Indeed, the atomic force microscope (AFM) scan 123 124 of the surface (Figure 2b) shows numerous pits in the GaAs layer, with a feature size ranging from 100 to 500 nm in both width and length. This leads to a root mean square (RMS) 125 roughness value of 46 nm in a  $10 \times 10 \ \mu\text{m}^2$  scan. A closer inspection by cross-sectional SEM 126 shows that these pits extend deep into the GaAs layer (Figure 2a). Consequently, the GaAs 127 layer is not continuous but it is composed of islands around 1 µm in length. The measured 128 roughness in this case is likely to be an underestimate of the true RMS roughness, 129

- 130 considering the fact that the AFM tip is not able to probe the bottom of the high aspect ratio
- 131 pits.



Figure 2: Sample A, the GaAs buffer layer was grown at  $630^{\circ}$ C with an AsH<sub>3</sub> partial pressure of 0.3 mbar, a V/III gas phase ratio of 234. (a) Cross-sectional scanning electron micrograph of sample A. (b)  $10 \times 10 \ \mu m^2$  AFM scan of the GaAs surface. The surface is very rough (with a RMS roughness of 46 nm) and holes (or pits) are observed in the GaAs layer.

Sample B was grown at a 50°C higher growth temperature compared to sample A.
The growth resulted in a hazy (or cloudy) surface as well. Microscope inspection revealed the
presence of surface pits, which is the characteristic of anti-phase boundaries (APB). The
surface pits of sample A (Figure 2b) and B look similar to the results of Wu et al[23].
However, unlike their results, we were unable to obtain APB-free GaAs on Ge growth solely

by varying the growth temperature. This was despite the fact that sample A and sample B
were grown with a V/III ratio of 234, which is higher than the recommended minimum values
found in the literature[13,19]

Instead, we have found that the large range of optimized V/III ratio in the literature can be explained by the different reactor pressures used in these studies. Indeed, according to equation 1, the arsine partial pressure  $p(AsH_3)$  is proportional to the reactor pressure.

148 
$$p(AsH_3) = p(reactor) * \frac{flow(AsH_3)}{total gas flow}$$
(1)

where *p*(*reactor*) is the reactor pressure, and *total gas flow* includes the carrier gas, TMGaand AsH<sub>3</sub> flow.

Therefore, under similar carrier gas and AsH<sub>3</sub> flow,  $p(AsH_3)$  can vary by one order of magnitude between an atmospheric pressure (AP) MOCVD and a reduced pressure MOCVD. For instance, Tyagi et al. mention a carrier gas flow of 4 slm[19] (a typical value for an AP-CVD reactor). Assuming a similar AsH<sub>3</sub> flow to ours (800 sccm), Tyagi's  $p(AsH_3)$  would be more than 15 times higher than ours, even though the V/III ratio might be approximately the same. This demonstrates that the V/III ratio alone does not completely specify the reactor environment under which the growth is carried out.

From our experiments, we found that it was not the V/III ratio but the arsine partial 158 pressure  $p(A_{S}H_{3})$  that had the most influence on the surface morphology in our set of 159 experiments. As an example, Figure 3 shows Nomarski microscope images of three different 160 161 GaAs growth conditions, corresponding to sample C, D and E. The only difference was  $p(AsH_3)$  during the 100 nm thick buffer layer. The V/III ratio and growth temperature were 162 the same for all three samples. For sample E, the reactor pressure was raised from 100 mbar 163 to 200 mbar in order to increase  $p(AsH_3)$  without changing the AsH<sub>3</sub> mass flow (and 164 accordingly V/III ratio), according to equation 1. 165





Figure 3: (a) Schematic of the grown samples. The 100 nm thick GaAs buffer is grown under a V/III
ratio of 936 and with varying arsine partial pressure. (b-d) Nomarski microscope image of the
samples C, D and E respectively with the GaAs buffer layer grown under an arsine partial pressure of
(b) 1.25 mbar, (c) 2.5 mbar and (d) 5 mbar. Numerous surface pits are observed for sample C and D
(some are highlighted by an arrow) whereas no pits are detected for the sample E. The scale bar is 10
µm for all Nomarski images.

173 With  $p(AsH_3)$  of 1.25 and 2.5 mbar, although specular to the eye, the GaAs surface is 174 not smooth and contains pits with a density in the order of  $10^5/\text{cm}^2$  (Figure 3b and 3c). 175 Whereas the sample grown at  $p(AsH_3)$  of 5 mbar is free of surface defects and appears 176 smooth when viewed under a Nomarski microscope (Figure 3d). The surface was further 177 analyzed by plan-view SEM (not shown here) and no pits or crack-like structure were 178 detected.

of the Ge surface are 2.7 nm apart, this suggests that step bunching occurs during the growth of GaAs[15,24]. A larger AFM scan was taken and an RMS roughness value of 4.7 Å was measured on a  $10 \times 10 \ \mu\text{m}^2$  scan. This roughness is more than two times lower than the previously reported roughness of GaAs on Ge using an intermediate quantum dot layer to block the propagation of APB-related defects[2]. Thus, together with the crystalline quality improvement, the surface roughness also decreases when  $p(AsH_3)$  increases.



188

189 Figure 4: 1 × 1 μm<sup>2</sup> AFM image of the GaAs on Ge substrate (sample E). Elongated terraces are
190 observed along <110> with an average width of 27 nm.

191

Sample E was further analyzed by observing the cross-section under TEM (Figure 5).
The interface between the Ge substrate and the GaAs layer is abrupt, without any signs of
APB features at the interface or in the GaAs layer.



196 *Figure 5: Cross-sectional transmission electron micrograph of the GaAs on Ge using optimized AsH*<sub>3</sub>

- 197 partial pressure for the initiation layer (sample E), in double beam condition with a  $\langle 220 \rangle$
- 198 *diffraction vector. No anti-phase boundary or dislocations are detected.*

199 The tilt and strain state of the GaAs layer were calculated using two reciprocal space mapping measured by XRD (Figure 6), according to the method developed by Chauveau[25]. 200 The tilt of the GaAs layer in reference to the Ge substrate is 0.0071° in the [-110] direction, 201 which is in the opposite direction of the substrate offcut. This tilt value is comparable to the 202 one reported by Knuuttila for a GaAs grown at 620°C[15]. A tensile strain value of 0.078% is 203 204 found for the GaAs layer, meaning that the 600 nm GaAs layer is almost fully strained to the Ge substrate, but the relaxation process has started to occur by the formation of misfit 205 dislocations[1]. 206

207



Figure 6: Reciprocal space map of the GaAs on Ge sample E taken at the (a) (004) and (b) (-2-24)
diffraction plane. The interference fringes can be observed in the (004) RSM.

Our experiments clearly shows that the V/III ratio alone does not determine whether APBs form. Indeed, the samples D and E were grown under the same V/III ratio but only sample E shows a smooth APB-free GaAs layer. Rather, we demonstrated that  $p(AsH_3)$  is the main factor influencing the formation of APB. Samples E and sample F were grown under the same  $p(AsH_3)$  but with different V/III ratios. Both show smooth surfaces without pits. The analysis of sample E confirmed that no APB are observed in the GaAs layer.

217 There are several hypotheses for the dependence of the GaAs layer morphology and crystalline quality on the arsine partial pressure  $p(AsH_3)$ . First, a low V/III ratio (and 218 consequently a low  $p(AsH_3)$  can induce three dimensional growth when initiating 219 220 heterovalent epitaxy on non-polar surfaces, as demonstrated for GaP on Si growth by Suzuki et al. [26]. Second, the As adsorption at the [-110] step is dependent on  $p(AsH_3)$  and 221 temperature [27]. Below a critical  $p(AsH_3)$ , there might be incomplete surface coverage of the 222 Ge by As, leading to surface sites where Ga atoms might adsorb once TMGa is introduced 223 into the reactor for GaAs growth, thus leading to the formation of APB. Brammertz et al 224 225 already mentioned that a high As partial pressure is needed in order to prevent the As desorption from the Ge surface [28]. Under our growth conditions, the critical  $p(AsH_3)$  lies 226 between 2.5 and 5 mbar. We expect this critical  $p(AsH_3)$  to be lower at reduced growth 227

temperature because the As desorption at the step edges reduces with temperature[27]. A complete mapping of the process conditions (temperature and  $p(AsH_3)$ ) that are necessary to obtain smooth and APB-free GaAs can be performed if epitaxy at different temperatures is desired, but is not the focus of this paper.

232 3.2 GaAs quantum well

To further investigate the suitability of the GaAs on Ge layer as a template for further III-V growth, a GaAs QW, cladded by two AlGaAs layers, was grown on another GaAs on Ge sample obtained using the optimized GaAs growth conditions (corresponding to sample E). The AlGaAs was deposited using a TMAl/TMGa molar flow ratio of 0.3, resulting in an AlGaAs composition of 24% Al, as measured by XRD and photoluminescence (PL). The GaAs QW had a nominal thickness of 10 nm.

Figure 7 depicts the PL spectra of the QW structure grown both on GaAs and Ge substrates. The PL spectra are similar in shape, with a FWHM of 18 nm, proving the high optical quality of the GaAs layers on both substrates. In the presence of APB, the GaAs PL linewidth has previously been reported to be doubled compared to single domain GaAs[29]. This therefore confirms that our optimized GaAs on Ge growth conditions result in the formation of high quality single-domain GaAs on Ge.



246 Figure 7: Room temperature PL spectrum of a 10 nm thick GaAs quantum well (QW) cladded by

247  $Al_{0.24}Ga_{0.76}As$  layers on Ge and GaAs substrate. Both spectra were taken under the same PL

248 conditions with a 488 nm blue laser diode operating at 30mW. The curves are shifted vertically for

249 clarity. The peak wavelength is 838.4 nm on GaAs substrate and 839.2 nm on Ge substrate. The

250 *FWHM for both samples is 18 nm and the intensity are comparable, demonstrating a comparable* 

251 *optical quality.* 

252

253 3.3 Application to a 200 mm GaAs on silicon substrate

To extend our study, the optimized growth conditions of GaAs on Ge were used to fabricate a 200 mm GaAs virtual substrate on a starting Si wafer. Using our previous knowledge on the two-step growth of Ge on Si[30], 1 µm of Ge was deposited on a 200 mm Si (100) wafer, followed by 1 µm of GaAs (100 nm of buffer and 900 nm of epi-layer) and a thin capping layer of AlGaAs. The AlGaAs capping helps in passivating the GaAs surface so that room temperature PL can be measured[31].

As shown in the cross-sectional TEM image (Figure 8), the interface between GaAs 260 and Ge is free of crystalline defects, and no sign of anti-phase boundaries (APB) are detected 261 in the GaAs layer. This compares favorably with a report of the latter structure grown by 262 MBE, in which APB were detected at the GaAs/Ge interface[32]. The contrast at the Si/Ge 263 interface is due to the abrupt relaxation of the 4.2% lattice mismatch creating an array of 264 misfit dislocations. Our previous work[30] has shown that the threading dislocation density 265 (TDD) in the Ge layer is in the range of  $low-10^7$  cm<sup>-2</sup>, and we expect a similar TDD to be 266 267 propagated in the GaAs layer.



**Figure 8:** (a) Cross-sectional transmission electron microscope image of the GaAs on Ge on Si sample, observed under the <022> two-beam diffraction condition. The interface between GaAs and Ge is abrupt and free of crystalline defects. No anti-phase boundaries were detected in the GaAs layer. Misfit dislocations are visible at the Ge/Si interface with one threading dislocation segment extending in the Ge layer. (b)  $5 \times 5 \ \mu m^2$  atomic force microscope image of the surface of the GaAs/Ge/Si sample. The root mean square roughness is 8.3Å. The cross-hatch pattern is due to the strain field generated by the misfit dislocations at the Ge/Si interface along the <110> direction.

The GaAs surface is smooth with an 8.3Å RMS roughness measured on a  $5 \times 5 \ \mu m^2$ scan area, as shown in Figure 8b. The surface morphology is very similar to the GaAs layer on Ge substrate, with steps visible in the [1-10] direction. However, the roughness is higher than the GaAs on Ge substrate. This is due to the underlying roughness of the Ge layer on Si,
measured at 7.5Å RMS in our previous study[30].

Two important observations can be made of our results. First, the roughness of the GaAs layer is similar to the roughness of the underlying Ge layer, as opposed to the work from Waldron et al. in which the roughness doubled between the GaAs and the Ge layer[33]. Second, a low RMS roughness value (below 1 nm, see Figure 8), similar to the work of Zhou et al can be achieved, without using an intermediate polishing step and a GaAs regrowth[4], therefore simplifying the growth process.

287

288



Figure 9: Room-temperature photoluminescence spectrum of the GaAs layer showing the GaAs peak
energy at 1.415 eV with a FWHM of 31 nm

The high optical quality of the resulting GaAs layer is demonstrated by the low FWHM value of the room temperature PL spectra (Figure 9). The GaAs peak wavelength is at 1.415 eV with a linewidth of around 31 nm, a typical value corresponding to the parabolic band-to-band recombination. This FWHM value is similar to the recently published results of GaAs on Silicon using aspect ratio trapping technique[11] and confirms the high optical quality of the grown layer. The peak wavelength is red shifted by 15 meV compared to a
GaAs reference film measured under the same conditions in our PL system. This red shift can
be explained by the strain state of the GaAs layer.

299 The strain state of the GaAs layer has been measured by XRD (Figure 10). We found that the GaAs layer has an in-plane lattice constant of 5.6621 Å and an out-of-plane lattice 300 constant of 5.6435 Å. Compared to the unstrained GaAs lattice constant of 5.6532 Å, the 301 GaAs layer grown on the Si-on-Ge template is 0.16% strained (tensile strain). This tensile 302 strain, originated from the thermal expansion mismatch between the silicon substrate (2.6 303 304 ppm/°C) and the GaAs layer (5.7 ppm/°C), will produce an up-shift of the light holes valence band and a down-shift of the conduction band at the  $\Gamma$  point[34] according to the following 305 306 equations:

307 
$$\Delta E_{c} = 2a_{c} \left(1 - \frac{C_{12}}{C_{11}}\right) \varepsilon (2)$$

308 
$$\Delta E_{lh} = \left[-2a_v \left(1 - \frac{c_{12}}{c_{11}}\right) - b \left(1 + 2\frac{c_{12}}{c_{11}}\right)\right] \epsilon \quad (3)$$

With  $C_{11}$  and  $C_{12}$  are the stiffness constant of GaAs,  $a_c$  and  $a_v$  are the conduction band and valence band hydrostatic deformation potential respectively, b is the shear deformation potential and  $\varepsilon$  is the biaxial strain. The numerical application is shown in Table 2. The calculated bandgap reduction is 20 meV which agrees with the experimental value of 15 meV. The large range of reported for of  $a_c$  and  $a_v[35]$  can explain the small difference.

Parameter	Value	Units	
a <sub>c</sub>	-7.17	eV	
$a_v$	-1.16	eV	
b	-2	eV	
<b>C</b> <sub>11</sub>	1221	GPa	
C <sub>12</sub>	566	GPa	
3	0.16	%	

$\Delta E_c$	-12	meV
$\Delta E_{lh}$	8	meV
$\Delta E$	20	meV

Table 2: Parameters used in the calculations of the bandgap lowering due to the strain in the GaAs layer and the resulting conduction band downshift, light hole valence band upshift and the net resulting bandgap reduction. The 20 meV value matches the 15 meV red shift measured experimentally.



319

Figure 10: Reciprocal space map of the GaAs on Ge-on-Si sample taken along the (004) and (-2-24)
diffraction plane. The large RSM (a) and (c) were taken using an array detector while the zoomed-in
RSM (b) and (d) were measured using an analyzer crystal placed in front of the detector. The GaAs
layer is under 0.16% tensile strain. This tensile strain is accumulated during the cooldown from
growth temperature, due to the thermal lattice mismatch between the silicon substrate.

The GaAs thickness uniformity has been measured by spectroscopic ellipsometry (Figure 11). The average GaAs thickness is 1041 nm with a standard deviation of 20 nm, proving the high uniformity of the growth process.

329



330

Figure 11: GaAs layer thickness mapping on the 200 mm wafer measured with spectroscopic
ellipsometry. The average GaAs layer thickness is 1041 nm and the standard deviation is 20 nm.

#### 333 4 Conclusion

In conclusion, we have demonstrated that the arsine partial pressure  $p(AsH_3)$ , and not the V/III ratio, is the key factor influencing the heteroepitaxy of GaAs on Ge in the high temperature regime. We have shown that below a critical  $p(AsH_3)$ , the GaAs layer contained surface pits extending down in the GaAs layer. The crystalline quality of the GaAs layer increases together with  $p(AsH_3)$ . By using a  $p(AsH_3)$  of 5 mbar, we have obtained very smooth GaAs layers without anti-phase boundaries and that are of a high crystalline and optical quality.

We have also demonstrated the feasibility of 200 mm GaAs virtual substrate fabrication on Si, by employing an intermediate Ge layer. The surface roughness (below 1

- nm) was low and comparable to the underlying Ge layer, without requiring any polishing
- 344 step. We have demonstrated the high optical quality of the GaAs layer with the narrow

345 lineshape obtained by photoluminescence. This GaAs-on-Si virtual substrate can be used as a

346 starting wafer for the growth of III-V electronic and optical devices.

## 347 Bibliography

- S.M. Ting, E. a. Fitzgerald, Metal-organic chemical vapor deposition of single domain GaAs
  on Ge/Ge[sub x]Si[sub 1-x]/Si and Ge substrates, J. Appl. Phys. 87 (2000) 2618.
  doi:10.1063/1.372227.
- [2] D. Bordel, D. Guimard, M. Rajesh, M. Nishioka, E. Augendre, L. Clavelier, et al., Growth of
   InAs/GaAs quantum dots on germanium-on-insulator-on-silicon (GeOI) substrate with high
   optical quality at room temperature in the 1.3 μm band, Appl. Phys. Lett. 96 (2010) 043101.
   doi:10.1063/1.3292591.
- C.S. Wong, N.S. Bennett, B. Galiana, P. Tejedor, M. Benedicto, J.M. Molina-Aldareguia, et
  al., Structural investigation of MOVPE-grown GaAs on Ge by x-ray techniques, Semicond.
  Sci. Technol. 27 (2012) 115012. doi:10.1088/0268-1242/27/11/115012.
- X. Zhou, J. Pan, R. Liang, J. Wang, W. Wang, Epitaxy of GaAs thin film with low defect
  density and smooth surface on Si substrate, J. Semicond. 35 (2014) 073002. doi:10.1088/16744926/35/7/073002.
- K.P. Chen, S.F. Yoon, T.K. Ng, H. Tanoto, K.L. Lew, C.L. Dohrman, et al., Study of surface microstructure origin and evolution for GaAs grown on Ge/Si 1- x Ge x /Si substrate, J. Phys.
  D. Appl. Phys. 42 (2009) 035303. doi:10.1088/0022-3727/42/3/035303.
- 364 [6] G. Brammertz, Y. Mols, S. Degroote, V. Motsnyi, M. Leys, G. Borghs, et al., Low365 temperature photoluminescence study of thin epitaxial GaAs films on Ge substrates, J. Appl.
  366 Phys. 99 (2006) 093514. doi:10.1063/1.2194111.
- 367 [7] L.C. Bobb, Oriented Growth of Semiconductors. III. Growth of Gallium Arsenide on
  368 Germanium, J. Appl. Phys. 37 (1966) 4687. doi:10.1063/1.1708118.
- 369 [8] H. Kroemer, Polar-on-nonpolar epitaxy, J. Cryst. Growth. 81 (1987) 193–204.
  370 doi:10.1016/0022-0248(87)90391-5.
- Q. Li, K.W. Ng, K.M. Lau, Growing antiphase-domain-free GaAs thin films out of highly
  ordered planar nanowire arrays on exact (001) silicon, Appl. Phys. Lett. 106 (2015) 072105.
  doi:10.1063/1.4913432.
- W. Guo, L. Date, V. Pena, X. Bao, C. Merckling, N. Waldron, et al., Selective metal-organic
  chemical vapor deposition growth of high quality GaAs on Si(001), Appl. Phys. Lett. 105
  (2014) 2013–2016. doi:10.1063/1.4892468.
- R. Cipro, T. Baron, M. Martin, J. Moeyaert, S. David, V. Gorbenko, et al., Low defect InGaAs
   quantum well selectively grown by metal organic chemical vapor deposition on Si(100) 300

379 380		mm wafers for next generation non planar devices, Appl. Phys. Lett. 104 (2014) 262103. doi:10.1063/1.4886404.
381 382	[12]	S. Lourdudoss, Heteroepitaxy and selective area heteroepitaxy for silicon photonics, Curr. Opin. Solid State Mater. Sci. 16 (2012) 91–99. doi:10.1016/j.cossms.2012.01.003.
383 384 385	[13]	Y. Li, G. Salviati, M.M.G. Bongers, L. Lazzarini, L. Nasi, L.J. Giling, On the formation of antiphase domains in the system of GaAs on Ge, J. Cryst. Growth. 163 (1996) 195–202. doi:10.1016/0022-0248(95)00958-2.
386 387 388	[14]	B. Galiana, I. Rey-Stolle, C. Algora, K. Volz, W. Stolz, A GaAs metalorganic vapor phase epitaxy growth process to reduce Ge outdiffusion from the Ge substrate, Appl. Phys. Lett. 92 (2008) 152102. doi:10.1063/1.2901029.
389 390 391	[15]	L. Knuuttila, A. Lankinen, J. Likonen, H. Lipsanen, X. Lu, P. McNally, et al., Low Temperature Growth GaAs on Ge, Jpn. J. Appl. Phys. 44 (2005) 7777–7784. doi:10.1143/JJAP.44.7777.
392 393 394	[16]	S. Scholz, J. Bauer, G. Leibiger, H. Herrnberger, D. Hirsch, V. Gottschalch, MOVPE growth of GaAs on Ge substrates by inserting a thin low temperature buffer layer, Cryst. Res. Technol. 41 (2006) 111–116. doi:10.1002/crat.200510541.
395 396 397	[17]	S.M. Ting, E. a. Fitzgerald, Metal-organic chemical vapor deposition of single domain GaAs on Ge/Ge[sub x]Si[sub 1–x]/Si and Ge substrates, J. Appl. Phys. 87 (2000) 2618. doi:10.1063/1.372227.
398 399 400	[18]	M. D'Hondt, ZQ. Yu, B. Depreter, C. Sys, I. Moerman, P. Demeester, et al., High quality InGaAs/AlGaAs lasers grown on Ge substrates, J. Cryst. Growth. 195 (1998) 655–659. doi:10.1016/S0022-0248(98)00652-6.
401 402 403	[19]	R. Tyagi, M. Singh, M. Thirumavalavan, T. Srinivasan, S.K. Agarwal, The influence of As and Ga prelayers on the metal-organic chemical vapor deposition of GaAs/Ge, J. Electron. Mater. 31 (2002) 234–237. doi:10.1007/s11664-002-0212-6.
404 405 406	[20]	J.C. Chen, M.L. Ristow, J.I. Cubbage, J.G. Werthen, GaAs/Ge heterojunction grown by metal- organic chemical vapor deposition and its application to high efficiency photovoltaic devices, J. Electron. Mater. 21 (1992) 347–353. doi:10.1007/BF02660465.
407 408 409	[21]	J. Derluyn, K. Dessein, G. Flamand, Y. Mols, J. Poortmans, G. Borghs, et al., Comparison of MOVPE grown GaAs solar cells using different substrates and group-V precursors, J. Cryst. Growth. 247 (2003) 237–244. doi:10.1016/S0022-0248(02)01946-2.
410 411 412	[22]	P. Wanarattikan, S. Sanorpim, S. Denchitcharoen, K. Uesugi, S. Kuboya, Influences of two- step growth and off-angle Ge substrate on crystalline quality of GaAs buffer layer grown by MOVPE, J. Cryst. Growth. 409 (2013) 3–4. doi:10.1016/j.jcrysgro.2014.11.027.
413 414 415	[23]	PH. Wu, YK. Su, IL. Chen, SF. Chen, CH. Chiou, SH. Guo, et al., Research of surface morphology in Ga(In)As epilayers on Ge grown by MOVPE for multi-junction solar cells, J. Cryst. Growth. 298 (2007) 767–771. doi:10.1016/j.jcrysgro.2006.10.159.
416 417	[24]	J.Y. Ishizaki, K. Ohkuri, T. Fukui, Simulation and observation of the step bunching process grown on GaAs (001) vicinal surface by metalorganic vapor phase epitaxy, Japanese J. Appl.

- 418 Physics, Part 1 Regul. Pap. Short Notes Rev. Pap. 35 (1996) 1280–1284.
  419 doi:10.1143/JJAP.35.1280.
- J.-M. Chauveau, Y. Androussi, a. Lefebvre, J. Di Persio, Y. Cordier, Indium content
  measurements in metamorphic high electron mobility transistor structures by combination of
  x-ray reciprocal space mapping and transmission electron microscopy, J. Appl. Phys. 93
  (2003) 4219. doi:10.1063/1.1544074.
- 424
   [26]
   T. Suzuki, T. Soga, T. Jimbo, M. Umeno, Growth mechanism of GaP on Si substrate by

   425
   MOVPE, J. Cryst. Growth. 115 (1991) 158–163. doi:10.1016/0022-0248(91)90731-J.
- 426 [27] G.B. Stringfellow, Organometallic Vapor-Phase Epitaxy, Elsevier, 1999. doi:10.1016/B978 427 012673842-1/50006-5.
- 428 [28] G. Brammertz, Y. Mols, S. Degroote, M. Leys, J. Van Steenbergen, G. Borghs, et al., Selective
  429 epitaxial growth of GaAs on Ge by MOCVD, J. Cryst. Growth. 297 (2006) 204–210.
  430 doi:10.1016/j.jcrysgro.2006.09.015.
- 431 [29] Y. Ohmachi, Y. Shinoda, S. Oku, GaAs/Ge Crystal Growth on Si and SiO2/Si Substrates,
  432 MRS Proc. 67 (1986) 65–76. http://journals.cambridge.org/abstract\_S1946427400446130
  433 (accessed August 7, 2014).
- K.H. Lee, A. Jandl, Y.H. Tan, E.A. Fitzgerald, C.S. Tan, Growth and characterization of
  germanium epitaxial film on silicon (001) with germane precursor in metal organic chemical
  vapour deposition (MOCVD) chamber, AIP Adv. 3 (2013) 092123. doi:10.1063/1.4822424.
- 437 [31] G. Brammertz, Y. Mols, S. Degroote, V. Motsnyi, M. Leys, G. Borghs, et al., Low438 temperature photoluminescence study of thin epitaxial GaAs films on Ge substrates, J. Appl.
  439 Phys. 99 (2006) 093514. doi:10.1063/1.2194111.
- M. Richter, C. Rossel, D.J. Webb, T. Topuria, C. Gerl, M. Sousa, et al., GaAs on 200mm Si wafers via thin temperature graded Ge buffers by molecular beam epitaxy, J. Cryst. Growth. 323 (2011) 387–392. doi:10.1016/j.jcrysgro.2010.12.002.
- [33] N. Waldron, N.D. Nguyen, D. Lin, G. Brammertz, B. Vincent, A. Firrincieli, et al.,
  Heterogeneous Integration and Fabrication of III-V MOS Devices in a 200mm Processing
  Environment, in: ECS Trans., 2011: pp. 299–309. doi:10.1149/1.3569922.
- Y. Sun, S.E. Thompson, T. Nishida, Strain effect in semiconductors: Theory and device applications, 2010. doi:10.1007/978-1-4419-0552-9.
- I. Vurgaftman, J.R. Meyer, L.R. Ram-Mohan, Band parameters for III–V compound
  semiconductors and their alloys, J. Appl. Phys. 89 (2001) 5815. doi:10.1063/1.1368156.

# 452 Acknowledgement

453

- 454 This work was supported by the National Research Foundation (NRF) of Singapore through
- 455 the Singapore-MIT Alliance for Research and Technology's (SMART) Low Energy
- 456 Electronic Systems (LEES) IRG.