

MIT Open Access Articles

CMOS-Compatible Ti/Al Ohmic Contacts ($R_c < 0.3 \Omega \text{ mm}$) for u-AlGaN/AlN/GaN HEMTs by Low Temperature Annealing (< 450 °C)

The MIT Faculty has made this article openly available. **Please share** how this access benefits you. Your story matters.

Citation: Liu, Zhihong, et al. "CMOS-Compatible Ti/Al Ohmic Contacts ($R_c < 0.3 \Omega \text{ mm}$) for u-AlGaN/AlN/GaN HEMTs by Low Temperature Annealing (< 450 °C)." 2014 72nd Device Research Conference, 22-25 June, 2014, Santa Barbara, California, IEEE, 2014, pp. 75-76.

As Published: <http://dx.doi.org/10.1109/DRC.2014.6872304>

Publisher: Institute of Electrical and Electronics Engineers (IEEE)

Persistent URL: <http://hdl.handle.net/1721.1/116106>

Version: Author's final manuscript: final author's manuscript post peer review, without publisher's formatting or copy editing

Terms of use: Creative Commons Attribution-NoDerivatives



CMOS-Compatible Ti/Al Ohmic Contacts ($R_c < 0.3 \Omega\text{mm}$) for u-AlGaIn/AlN/GaN HEMTs by Low Temperature Annealing (<450 °C)

Zhihong Liu,¹ Michael Heuken², Dirk Fahle² Geok Ing Ng^{1,3}, and Tomás Palacios,^{1,4}

¹Singapore-MIT Alliance for Research and Technology, 117543, Singapore;

²AIXTRON SE, Herzogenrath, D-52134, Germany

³School of EEE, Nanyang Technological University, 639798, Singapore

⁴Microsystem Technology Lab, Massachusetts Institute of Technology, 02139-4307, USA

Recently the development of CMOS-compatible fabrication technologies for GaN HEMTs has attracted increasing levels of interest [1]-[4]. A low temperature ohmic contact technology is required for gate-first device fabrication and CMOS-first GaN-Si integration process, however, typical ohmic contacts need annealing at $> 800 \text{ }^\circ\text{C}$ [1], [2]. In the past, we have reported an approach to realize low contact resistance (R_c) using CMOS-compatible metal schemes annealed at $500 \text{ }^\circ\text{C}$ through an n^+ -GaIn/n-AlGaIn/GaN structure [4]. This method has a drawback that the n-doped AlGaIn barrier increases the gate leakage current. In this work, we present the first low temperature (<450 °C) CMOS-compatible Ti/Al ohmic contact technology for conventional unintentionally-doped AlGaIn/AlN/GaN HEMT structures.

Fig. 1 shows the schematic of the u-AlGaIn/AlN/GaN structure, same as that in [2]. Hall measurements show that the wafer has a 2DEG density of $1 \times 10^{13} \text{ cm}^{-2}$ and mobility of $2100 \text{ cm}^2/\text{Vs}$. The structure was grown by a conventional MOCVD in a planetary reactor. CMOS-compatible ohmic contacts were formed by a recess etch using low-power BCl_3/Cl_2 plasma and then Ti/Al (40/200 nm) ohmic metallization. The schematic of the ohmic contact is shown in Fig. 1. Fig. 2 (a) shows the optical micrograph of the TLM patterns after $500 \text{ }^\circ\text{C}$ RTA. The Ti/Al metal surface remains smooth after $500 \text{ }^\circ\text{C}$ annealing. Fig. 2(b) shows the I - V characteristics measured between two ohmic metal pads with $6\text{-}\mu\text{m}$ distance after RTA at various temperatures. High saturation current was achieved using low-temperature annealing and Au-free ohmic contact. Fig. 2(c) shows the TLM results of total resistance versus pad distance at different temperatures; Fig. 2(d) shows the R_c and saturation current after RTA at various temperatures. Low R_c of $< 0.3 \Omega\text{mm}$ was achieved after RTA at $450 \text{ }^\circ\text{C}$ - $500 \text{ }^\circ\text{C}$ for 30 s. Fig. 3 shows the lowest R_c achieved at various RTA temperatures with a recess depth optimized at each temperature point. $R_c < 0.5 \Omega\text{mm}$ can be achieved over a wide RTA temperature window from $425 \text{ }^\circ\text{C}$ to $550 \text{ }^\circ\text{C}$. A u-AlGaIn/AlN/GaN HEMT was demonstrated through BCl_3/Cl_2 mesa etching, Ti/Al ohmic contact as abovementioned, and then Ni/Al gate metallization. Fig. 4 shows the DC characteristics ((a) output characteristics; (b)(c) transfer characteristics and (d) gate current characteristics) of the device. Similar characteristics were achieved compared to those devices fabricated with Au-contained ohmic and gate contact. This shows the great potential of this low-temperature ohmic contact technology.

Acknowledgements - This research was supported by the National Research Foundation Singapore through the Singapore-MIT Alliance for Research and Technology's LEES research programme.

REFERENCES:

- [1] H. S. Lee, et al., IEEE EDL, 32(2011)623. [2] Z. Liu, et al. APEX, 6(2013)096502. [3] M. V. Hove, et al. EDL, 33(2012)667. [4] Z. Liu, et al, presented on ICNS 2013.




Fig. 1 Schematic of the wafer structure and source/drain ohmic contact by means of recess.




Fig. 3 Best ohmic contact results at different annealing temperatures achieved with recess depth optimized at each temperature point.




Fig. 2 (a) Optical micrograph of TLM patterns after annealing at 500 °C; (b) Current-voltage characteristics of a TLM pattern with pad distance of 6 μm annealed at various temperatures; (c) The total resistances versus pad distances in TLM patterns after annealing at various temperatures; (d) R_c and saturation current (10V, 6 μm distance) after annealing at various temperatures.




Fig. 4 (a) DC output (b), (c) transfer and (d) gate characteristics of a GaN HEMT fabricated using the developed low-temperature CMOS-compatible ohmic contact technology. The device has $L_g=2 \mu\text{m}$ and $L_{sd}=7 \mu\text{m}$. The device shows $I_{d\text{max}}(V_g=1\text{V})=670 \text{ mA/mm}$, $R_{\text{on}}=4.2 \Omega\text{mm}$, $g_{\text{mmax}}=155 \text{ mS/mm}$, Subthreshold Slope (SS)=159 mV/dec. $I_{\text{on}}/I_{\text{off}}=2.7 \times 10^5$, $I_{\text{leak}}(\text{at } V_{\text{gd}}=-20\text{V})=5 \times 10^{-3} \text{ mA/mm}$.