Towards Lightweight High-Voltage Power Conversion

by

Yiou He

B.E., Electrical Engineering Tsinghua University (2012) **S.M.,** Electrical Engineering and Computer Science Massachusetts Institute of Technology (2014)

Submitted to the Department of Electrical Engineering and Computer Science

in partial fulfillment of the requirements for the degree of

Doctor of Philosophy in Electrical Engineering and Computer Science

at the

MASSACHUSETTS INSTITUTE OF **TECHNOLOGY**

February 2020

@ Massachusetts Institute of Technology 2020. **All** rights reserved.

Signature redacted

A u th o r **..** Department of Electrical Engineering and Computer Science **Signature redacted** January **30,** ²⁰²⁰ Certified **by............** David **J.** Perreault Professor of Electrical Engineering and Computer Science Thesis Supervisor A Accepted **by Signature redacted '** ULeslie **A.** Kolodziejski Professor of Electrical Engineering and Computer Science Chair, Department Committee on Graduate Students

 $\label{eq:2.1} \frac{1}{\sqrt{2}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2.$

Towards Lightweight High-Voltage

Power Conversion

by

Yiou He

Submitted to the Department of Electrical Engineering and Computer Science on January **30,** 2020, in partial fulfillment of the requirements for the degree of Doctor of Philosophy in Electrical Engineering and Computer Science

Abstract

An emerging application, electroaerodynamic **(EAD)** propulsion, has stimulated the needs for light-weight high voltage dc-dc and dc-ac power converters. Weight reduction of these converters in the operating range of interest has seldom been studied and is limited **by** lossy switching devices, the size of energy storage components and isolation requirements. Achieving light weight while meeting demands for efficiency, temperature, and isolation requires an understanding of limitations and weight profiles of components and circuit building blocks, as well as advances on multiple subsystems and overall system architecture.

The thesis will present a lightweight high-frequency high voltage dc-dc converter with greatly improved weight density compared with conventional designs; an investigation on losses and temperature rises of high voltage diodes and a circuit technique to use these diodes more effectively; a design study and implementation of a lightweight high voltage dc-ac converter for use in dielectric barrier discharge ion generation; and an demonstration of the first EAD-propelled flight using developed light weight power converters.

Thesis Supervisor: David **J.** Perreault Title: Professor of Electrical Engineering and Computer Science

Acknowledgments

I have been truly blessed to have met many kindest, greatest, advisors, colleagues, friends, without whose help, neither this thesis nor my journey at MIT would have been possible.

Dave, my advisor, has offered tremendous technical guidance and intellectual stimulations, extreme patience and time to sit down and talk, and has shared your sheer strength and attitude to life. You have been, and will always be, a role model to me as an advisor and a human being.

Professor Kassakian, you brought me to MIT and now watch me walking out with a bit more confidence and the same adventurous nature. **I** want to carry on and live up to your standard.

Steven, without you, this project would not have been possible. You taught me how to balance details and progresses, how to manage a team, and how to create values rather than just learning.

Dr. Cooke, thank you for sharing with me many knowledge on high voltage and many advices on life.

Folks on the MIT **EAD** team, you have brought so much more fun to my PhD journey. Haofeng, **I** kinda miss the days when we were repeatedly running experiments, even if they didn't work and we were clueless. Chris, Copper, Kieran, without you, we would never be able to make it **fly.** Arthur, Nick and Nico, thank you for supporting me and good luck. Special thanks to Suzanne, for becoming my UROP and-bringing your incredible technical capabilities.

Friends in **LEES** (or **GEM** now), you have kindly offered enlightening technical discussions, accompanied me through these years and gently nudged me in the right way when I was stuck. Jiankang, Juan, Richard, Wardah, Sam, Minjie, Matt, Kendall, Alex **J,** Alex H, Jessica, Mike R, Haoquan, Nathan, Anas, Intae, Essie, Lukasz, Mike H, Colm, Nelson, Manuel, Rachel, Rod, thank you. Special thanks to Mr. Otten.

The project is funded **by** MIT Lincoln Laboratory and MIT Bose Grant. Tommy

and Mark, thank you.

Rakesh, thank you for sharing fun and accompanying me through difficult times.

Lastly, Mom and Dad, thank you for your unconditional love. **I** feel sorry that I have not gone home often and **I** took your love for granted. **I** have grown maturer and stronger.

At the end of the tunnel looking back, **I** feel that the graduate school journey truly amplifies a person's weakness and strength, and through all the support, **I** was able to know myself a bit better and polish myself towards the person **I** want to become. For all the kindness I received, **I** am grateful and will carry them along. **I** hope, you have received something back from me.

Contents

 ϵ

 $\frac{1}{2} \frac{1}{2} \frac{1}{2} \frac{1}{2} \frac{1}{2}$

Chapter 1

Introduction

In the past few decades, power conversion, the technology that converts one form of electricity to another, has become part of the backbone of our modern world. Numerous applications, such as electric vehicles, renewable energy, data centers, and many others, have driven advances in power electronics towards higher efficiency and better performance. In return, innovations in power electronics have enabled the wide spread of these applications and sometimes support entirely new applications.

The primary accomplishment of this thesis **-** enabling lightweight high voltage power conversion **-** is driven **by** an emerging solid-state electric propulsion technology for aeroplanes, electroaerodynamic **(EAD)** propulsion. An EAD-propulsion aeroplane has no moving parts; instead, the surrounding air is ionized and accelerated **by** high voltages to generate an ionic wind as the propulsive force. No aeroplane with **EAD** propulsion had ever flown until the collaborative work in this thesis (Chapter **6),** partly due to heavy weights of existing high voltage power converters, and partly due to limited understanding of using **EAD** phenomenon effectively for aircraft propulsion. The developments on both fronts have been tightly integrated and conducted **by** a cross-disciplinary MIT team. This thesis focuses on two main challenges:

* Develop lightweight high voltage power electronics for the **EAD** application (addressed in Chapter 2, **3,** 4, **5).** Though the requirements on the power electronics are set **by** the **EAD** technology, much of the research would be relevant to lightweight high voltage power converters in other applications.

• Facilitate the demonstration and the improvement of using **EAD** for aircraft propulsion (addressed in Chapter **6).**

The requirements on the high voltage power system of an **EAD** aeroplane include:

- **A** lightweight high voltage dc-dc converter to ionize the air through corona discharge, which was the only method of ion production and thrust generation for **EAD** propulsion until the collaborative work in this thesis (Chapter **6).** The demonstration of the first EAD-propelled flight in Chapter **6** and **[1]** is the proof-of-concept of corona-based **EAD** for aircraft propulsion.
- **" A** lightweight high voltage dc-ac converter to ionize the air through dielectricbarrier discharge as an addition to corona discharge, which was identified in the collaborative work (Chapter **6)** as a means to improve the performance and the efficiency of **EAD** propulsion.

In this chapter, Section **1.1** reviews the **EAD** propulsion technology and the requirements on high voltage power electronics. Section 1.2 and **1.3** review the state-ofthe-art of high voltage dc-dc and dc-ac converters respectively. Section 1.4 outlines the remaining chapters in this thesis.

1.1 Electroaerodynamic propulsion

An electroaerodynamics **(EAD)** thruster generates propulsive force from the interaction of a group of unipolar ions with neutral molecules in the working fluid (the air in the following content). We consider an **EAD** thruster with two electrodes: an emitter electrode, where ions are injected, and a collector electrode, where ions are neutralized, separated **by** an air gap. Ions are propelled and "drift" along electric field lines **by** an applied electric field between the two electrodes. These ions collide with neutral air molecules along the field lines. The "friction" from these ion-neutral collisions, which acts in the opposite direction to the ion drift, is transferred via the ions and the electric field onto the electrodes: this forms the propulsive thrust force **[2-5).**

1.1.1 Corona discharge based EAD thruster

In **EAD** propulsion thrusters developed to date, the source of the unipolar ions is **by** a dc corona discharge. **A** dc potential difference is applied between two electrodes. When the electric field strength at an electrode exceeds a certain critical field strength, a chain of electron-impact ionization events creates a self-sustaining source of ions in the vicinity of the electrode. If that electrode is an anode, then the ions are positively charged and a positive corona is formed, vice versa for the negative corona. In order to ensure that ions are only produced at one electrode **-** the emitter **-** there must be an asymmetry in the electrode geometry so that the electric field strength at the emitter is greater than the critical field strength, and that at the collector is not. As an example, Figure 1-la shows a wire-to-cylinder geometry used for **EAD** propulsion.

The high voltage dc required to excite a corona discharge largely depends on electrode geometries, gas properties, etc. The work at MIT **by** Gilmore **[2, 3]** and Xu **[6]** has identified the desired voltage to be at medium-to-high tens of **kV** which provides hundreds of watts for the **EAD** propulsion system of interest. The specific power of the high voltage dc-dc converter needs to be ≥ 1 kW/kg and still higher is preferable as technology allows.

Figure **1-1:** Cross-sectional schematics and electrical requirements of (a) a wire-tocylinder corona-based **EAD** thruster and **(b)** decoupled **EAD** thruster in **[7].**

1.1.2 Dielectric barrier discharge and decoupled thruster

The collaborative work in Chapter **6** and **[7]** reveals that adding a separate dielectricbarrier-discharge (DBD) ion source in addition to the corona-discharge ion source can improve the thrust generation and thus the performance of **EAD** thrusters, as shown in Figure **1-1b.** We call it the "decoupled thruster" in this thesis.

DBD is a form of gas discharge that uses alternating-current (ac) or pulsed high voltage to generate ionized gas at atmospheric pressure **[8-11]. A** basic DBD setup consists of a set of metal electrodes with one or both electrodes covered **by** a dielectric layer (such as glass and kapton or inert gases), as shown in Figure 1-2a. The form of DBD is versatile: the wire-to-wire structure in **[7],** the surface structure in **[12,13]** and the volumetric structures in [14].

Figure 1-2: (a) Examples of dielectric barrier discharge configurations **[15]** and **(b)** an equivalent electrical circuit model.

DBD has been widely used in industrial processes such as surface treatment and sterilization **[16],** ozone **[17]** and **UV [18-20]** generation. Recent studies in [12,21,22] also use DBD as a flow actuator to control air flow at the surface of airplane wings.

The equivalent electrical circuit model of a DBD is capacitive before ignition and a capacitive/resistive hybrid after ignition **[12, 23-25],** as shown in Figure **1-2b.** $C_{Dielectric}$ represents the capacitance of the dielectric layers, C_{Gas} represents the capacitance of the gas gap, and *RPiasma* is infinite before ignition and a voltage-dependent resistor after ignition. There is no conclusive governing equation for *Rplasma.* In practice, a Lissajous loop shown on the right of Figure **1-2b [7]** is used to show the charge-voltage relationship of the DBD or an empirical power equation $P = fV_{AC}^{n}$, where n ranges from 2 to **3.5** [12], is used to predict the power draw of the DBD. Both the shape of the Lissajous loop and the power equation vary with DBD configurations, waveform, gas properties, etc.

^Awide range of high voltage ac waveforms or pulses (including different shapes, frequencies (generally several to hundreds of kHz), amplitude (generally several to tens of **kV),** etc) can be. used to generate the DBD [12, **26].** How they affect the efficiency of the thrust generation of the "decoupled thruster" is not conclusive and is being studied **by** the MIT **EAD** team at the time of this writing. **A** preliminary requirement on the high voltage ac (Chapter **6** and **[7])** is a sinusoidal wave at several **kV,** several to low tens of kHz and providing low hundreds of watts.

1.2 High voltage dc-dc power converters

This section reviews the state of the art of high voltage dc-dc power converters, especially focusing on their weight (or equivalently specific power, defined as power delivered per unit of weight **(kW/kg))** and topologies.

High voltage dc-dc power converters are essential in many industrial, medical and aerospace applications. Such a converter is most commonly used as a pulsed power source [27-46] and sometimes as a dc power source [47-52].

In a pulsed power system, the high voltage dc-dc converter powers the load on

and off in a short pulse and sometimes repetitively. The power and voltage scale of such a system vary widely: space and airborne radio-frequency accelerators and microwave weapon platforms **[30-35]** require **100 kV+** and **100** kW to **1** MW; x-ray machines [36-41] and industrial electrostatic precipitators [42, 43] require mediumto-high tens of **kV** to **100kV** and tens of kW; industrial magnetron/microwave [44] for food and material processing and communication equipment require low tens of **kV** and tens to hundreds of kW; micro and nano communication satellites [45,46] requires several **kV** and several to hundreds of W.

In a dc power system, the high voltage dc-dc converter is expected to power the load for a longer period of time. Example applications include: **DC** microgrids [47,48] require tens of **kV** and hundreds of kW to hundreds of MW; space ion thrusters [49,50] require hundreds of V to several **kV** and several kW; their miniaturized counterpart microthrusters **[51,52]** require similar voltage level but several to tens of W.

Figure **1-3:** Applications of high voltage power converters at various power and voltage levels. The applications circled **by** red are weight sensitive.

Figure **1-3** summarizes the power and voltage ranges of these applications. Some applications, especially for space and aircraft [30-35,45,46,49-52] (circled **by** red in Figure **1-3),** are weight sensitive and therefore have driven research on converters with high specific power. Whereas in other applications where weight has not been

a critical concern, there has been less research looking into weight reduction of the power converter. The **EAD** propulsion system of interest **[2,3,6]** requires high voltage dc at medium-to-high tens of **kV** and hundreds of W, falling into a unique high-voltage low-power region.

1.2.1 Specific power

The specific power of existing high voltage dc-dc power converters depends strongly on the voltage and power level. For mega-watt, hundreds-of-kilovolt, power converters, it can reach as high as **10 kW/kg** [34]. For tens of **kV** and tens of kW, **1 kW/kg** has been achieved in research papers [34, 53]. However, there has been less research in reducing the converter weight in the sub-kW and medium-to-high tens of **kV** range.

Figure 1-4: Specific power of commercial high voltage dc-dc converters and academic designs at low to moderate power levels. The reported efficiencies of the academic designs are listed next to the citations. Efficiency of commercial products are seldom published thus are not included. The design region marks the requirements of the high voltage dc-dc converter for the **EAD** propulsion system of interest.

In Figure 1-4, a review of commercial products and academic designs in this range

reveals that the specific power is typically around **0.1 kW/kg.** In commercial HVPCs in this power and voltage range, the switching frequency typically lies around **100** kHz or lower, resulting in bulky magnetics and capacitors.

There have been research attempts **(** [41,54,55] and the ones published after this work **[40,56,57])** to increase the switching frequency and thus the specific power, but these have largely focused on cases of low output voltage \ll = 20 kV) [54, 55, 57], and/or out of the power range of interest $(>= 2 \text{kW} [41, 54]$ or $<= 200 \text{W} [40, 56]$. The detailed list of products and academic papers in this comparison is provided in Table **A.1.** Precise weight information of academic designs in [41, 54, 55, **58]** is not documented thus the author estimated these numbers from the papers.

1.2.2 Topologies

High-voltage dc-dc power converters achieve large step-up voltage conversions utilizing **1)** resonant and/or multi-level inverter topologies; 2) large-turns-ratio transformers and/or resonant transformers; **3)** voltage multiplying rectifier topologies; and/or 4) parallel-input, series-output connected conversion blocks.

Common circuit topologies used **by** existing high voltage dc-dc converters are summarized in Figure **1-5 [59,60].** The simplest topology (Figure 1-5a) consists of a switching resonant or nonresonant inverter, with a step-up high voltage transformer, and a voltage multiplier or a bridge rectifier. To achieve higher power and higher voltage, multiple copies of partial (Figure **1-5b)** or full converter (Figure 1-5c) are often connected parallel at the input and series at the output **[61].**

1.3 High voltage dc-ac converters for DBD

This section reviews the state of the art of high voltage dc-ac power converters for dielectric-barrier discharge (DBD), focusing on their specific power and topologies.

A high voltage inverter **[13,14,62-67]** or a high voltage pulse generator **[68-71]** is commonly used to drive the DBD (the pulse generator often uses a high voltage dc-dc converter, similar to those mentioned in Section 1.2).

Figure **1-5:** Typical topologies of high voltage dc-dc converters (a) three-stage converter; **(b)** and (c) Parallel-input series-output topologies.

1.3.1 Specific power

Figure **1-6** shows a review of commercial and academic high voltage inverters and pulsers for DBD applications in the range of interest (several **kV,** several to low tens of kHz and low hundreds of W). It reveals that the specific power of commercial products lies in 0.01-0.2kW/kg range. There has been sparse information on the weight of such converters in academic papers. Saleh **[13]** presents a **1.5kV 750** W inverter at a specfic power of **0.69kW/kg.** Raymond **[70]** has designed a **2kV** 100W high voltage pulser switching at **27.12** MHz with high power density (no weight information is provided in the paper, I estimate the specific power to be $\sim 2 \text{kW/kg}$.

Figure **1-6:** Specific power of commercial high voltage inverters or pulse generators and academic designs at hundreds of W. The reported efficiencies of the academic designs are listed next to the citations. Efficiency of commercial products are seldom published thus are not included. The design region marks the requirements of the high voltage dc-ac converter for the **EAD** propulsion system of interest.

1.3.2 Topologies

Here we review the topologies of high voltage inverters for DBD applications. They generally fall into two categories, as shown in Figure **1-7:**

Figure **1-7:** Simplified diagrams of two topology categories of high voltage inverters/pulse generators for DBD (a) resonant topologies and **(b)** non-resonant topologies.

e Resonant topologies, where the inductance in the system resonates with the capacitances in the system near the DBD frequency. The inductance can be standalone, or the leakage inductance of a transformer [14, 62-64, **68, 69],** or magnetizing inductance of a transformer **[62,65],** or both **[66].** The capacitance can be a combination of the DBD capacitance, the transformer parasitic capacitance, and/or external capacitors. The resonance, and/or the transformer step-up ratio, contributes to the voltage gain.

* Non-resonant topologies where an inverter operates as a voltage source and "hard charges" the DBD capacitive load. The dc-dc stage is usually present for higher voltage gain, regulation and/or isolation purposes, and there are diversified implementations (such as a boost converter in **[13],** a flyback converter in **[72],** a Marx generator in **[73]).** The switching frequency of the dc-dc converter can be much higher than the DBD frequency. The same copies of the converter can be stacked in series at the output to achieve a higher voltage, and/or to form a multi-level output waveform.

1.4 Thesis outline

Chapter 2, **3** and 4 describe the development of lightweight high voltage (HV) dc-dc converters. Chapter **5** illustrates the development of lightweight high voltage dcac converter. Chapter **6** presents the interdisciplinary and collaborative work with members of the MIT Department of AeroAstro on the **EAD** team.

Below, **I** briefly review the contents of each of the thesis chapters.

1.4.1 1st-generation lightweight HV dc-dc converter

Weight reduction of dc-dc converters for high voltage and low power applications (tens of **kV** and hundreds of W) has seldom been studied. Chapter 2 first studies the weight of each building block of a high voltage dc-dc converter. Such a converter generally comprises an inverter, a step-up transformer and a rectifier, with the large needed voltage gain distributed among these stages. Several means of realizing these stages are compared in terms of weight. The weight of the converter is minimized **by** properly selecting and optimizing the design and the voltage gain of each stage within the constraints of device limitations and losses. **A** prototype circuit is developed based on this approach and used to drive an EAD-propulsion aeroplane in Chapter **6.** It operates from a **160-200** V dc input and provides a dc output of up to **600** W at 40 **kV.** It operates at around **500** kHz and achieves a specific power of **1.15kW/kg.** This is considerably lighter than comparable industrial and academic designs at this power level. Part of the work has been published [74].

1.4.2 Evaluation of HV diodes and series diode balancing

Chapter 2 has identified that miniaturization of high voltage dc-dc converters is severely limited **by** the availability of fast-switching, low-loss high-voltage diodes.

Chapter **3** explores techniques for using discrete low-voltage diodes in series as one high voltage diode in high-frequency applications (e.g., hundreds of kHz and above). We identify that when series connecting diodes, the parasitic capacitance from the physical diode interconnections to common can result in voltage and temperature imbalance among the diodes, along with increased loss. We quantify the imbalance and propose two related compensation techniques. To validate the approaches, a full-bridge rectifier is tested with each branch consisting of four **3.3 kV** SiC diodes in series. Experimental results show the imbalance and demonstrate the effectiveness of the compensation techniques. Additionally, we characterize the performance of a range of diodes for use in high-frequency, high-voltage converters. The proposed technique and evaluation results will be valuable for the design of lightweight and miniaturized high voltage power converters. The work has been published **[75,76].**

1.4.3 Design study of 2nd-generation lightweight HV dc-dc converter

After proving the feasibility of an EAD-propelled aeroplane **by** the first flight demonstration, the MIT **EAD** team targets at improving the performance of such a system and proving its practicality when used in missions.

Two major changes to the high voltage power electronics for the 2nd-generation **EAD** system include **1)** a higher-voltage dc-dc converter with higher specific power and 2) an additional high voltage dc-ac inverter to power a separate dielectric-barrier discharge ion source (addressed in Chapter **5).**

In Chapter 4, we improve the specific power of the high-voltage dc-dc converter **by** incorporating insights learned about high voltage diodes in Chapter **3** in the design of voltage multipliers, and explore more flexible high voltage transformer designs that may yield lower weight, including customized core size and core shape, different winding patterns, and various high voltage wires. **A** final design is selected: the converter operates from a 200 V dc input and provides a dc output of up to **600** W at **60 kV.** It is designed to switch at 1 MHz and achieve a specific power of **2kW/kg** ideally and **1.5kW/kg** with safety margin.

The construction of a hardware prototype and the experimental demonstration have not been finished and will be continued after this thesis.

1.4.4 Lightweight HV dc-ac converter

Chapter **5** explores designs of a lightweight high voltage dc-ac converter to power the dielectric-barrier discharge for the 2nd-generation "decoupled thruster".

This chapter first studies the weight profile of two common high voltage inverter topology categories in Fig. **1-7 by** quantifying the achievable weight and specific power of an example converter in each category. We then propose three lightweight converter designs: a) high-frequency transformer based converter with frequency conversion, **b)** high-frequency transformer based converter with burst-mode control, c). switchedcapacitor multi-level inverter based solution. The latter two proposed approaches are demonstrated with preliminary experimental results. **A** prototype switched-capacitor multi-level inverter is built and tested to convert a **300** V dc input to **±2.88 kV 10** kHz ac, delivering **91** W at **86%** efficiency. At the time of thesis writing, the prototype is continuing to be tested to the full design range: $\pm 4 \,\mathrm{kV}$ and 200 W. At the designed full power, the prototype is expected to achieve a specific power of **1.45kW/kg.**

The work on switched-capacitor multi-level inverter is collaboratively done with Suzanne O'Meara and is continued **by** her as part of her Master of Engineering thesis.

1.4.5 Integration with EAD system

Chapter **6** presents the collaborative work with other members on the MIT **EAD** team, including the integration tests of the developed 1st-generation dc-dc converter with the **EAD** aeroplane prototypes, the demonstration of the first flight of the **EAD** plane, as well as the development of a "decoupled" **EAD** thruster using dielectric barrier discharge. The work has been published **[1, 7].**

 $\mathcal{A}^{\mathcal{A}}$

Part I

 \bar{z}

Lightweight High-Voltage DC Power Conversion

Chapter 2

First generation lightweight high voltage dc-dc power converter

This chapter explores the design of a lightweight high-voltage dc-dc power converter suitable for the electro-aerodynamic **(EAD)** propulsion system, and other potential aerospace and medical applications.

The preliminary design space of the converter for the **EAD** application is set at a dc input of 200 V, a dc output of 40 kV and 700 W , and a specific power of \geq ¹**kW/kg.** The development of other components in the **EAD** system (including the thruster and the battery system) was conducted along-side this work, during which the design space had been refined¹.

A high voltage converter typically consists of three stages: a dc-ac inverter stage, an isolation/transformation stage and an ac-dc rectifier stage. Each stage provides a voltage gain to build up the required output voltage.

This chapter firstly compares different approaches and topologies to realize each stage in terms of the resulting weight. Furthermore, the overall weight of a converter based on the best identified approach is optimized **by** sweeping through combinations

^{&#}x27;The 200 V was chosen because **1)** building a 200 V battery pack seems manageable, 2) it is within the voltage limit of available GaN MOSFETs. The 40 **kV** was chosen to balance the development risks and the performances of the propulsion system. The corona **EAD** thrusters tested at the time design decisions were made were small-scale and thus had a lower arcing limit of $\sim 40 \text{ kV}$. Their performance seemed reasonable to achieve a free flight. Meanwhile, the engineering difficulty of building a high-specific-power 40 **kV** high voltage power converter seemed manageable.

of voltage gains for the different stages with considerations of device limitations and losses. An optimized prototype converter is designed, constructed and tested at 40 **kV** and up to 565 W. At the peak output voltage and power, it switches at ~ 500 kHz, at least **5** times higher than that of most conventional designs. It achieves an efficiency of **85%** and a specific power of **1.15kW/kg,** substantially higher than conventional designs in its power and voltage class. The prototype is used to drive an **EAD** aeroplane and demonstrated the first flight of such an airplane (Chapter. **6** and **[1]).**

Section 2.1 explores the design goals at a high level, analyzing trade-offs of different approaches and topologies to realize each stage. Narrowing down to the specific design target of the **EAD** application, Section 2.2 selects and optimizes the topology of the converter, taking into consideration the practical constraints of available devices. Section **2.3** describes practical issues in building such a lightweight high voltage dc-dc converter prototype, and presents experimental results of the prototype converter.

2.1 Topology comparison

High voltage dc-dc converters achieve a large step-up voltage ratio using a combination of: **(1)** resonant and/or multi-level inverters; (2) large-step-up-ratio isolation stage; **(3)** voltage multiplier rectification stage; and (4) parallel-input series-output structures **[77].**

In conventional designs, two major sources of the overall weight of the converter are the passive components in the isolation stage (e.g. transformer core and windings) and rectifier stage (e.g. high voltage capacitors, diodes and potentially the required mechanical structures for support and cooling). Increasing the switching frequency of the converter can reduce the weight of both the transformer and the high voltage capacitors, however the feasibility of doing so is limited **by** the performance of available high-frequency high-voltage diodes.

This section compares the weight of different topologies/approaches to realize each stage. Section 2.1.1 compares the weights of 4 voltage multiplier topologies considering the characteristics of available high voltage capacitors and diodes. Section 2.1.2

 $\ddot{}$

compares the weight of conventional cored transformers, resonant transformers and piezoelectric transformers. Section **2.1.3** briefly analyzes the trade-offs of each resonant inverter topologies.

Based on the weight study and engineering considerations such as risks and practicality, a cored-transformer and a series-parallel resonant inverter are chosen. The voltage multiplier topology and the voltage gain distribution among three stages are further selected and optimized in Section 2.2.

2.1.1 Voltage Multiplier

The weights of voltage multipliers in different topologies substantially depend on available high voltage capacitors and diodes. We have conducted a study of some available high voltage diodes (Table. **D.1)** and capacitors (Table. **D.2),** as shown in Appendix. **D.1.1.**

High voltage capacitor selection

Mica, film and ceramic capacitors are commonly used in high voltage power converters. For tens of **kV** and hundreds of watts applications, the rated voltage, the capacitance and the weight of the capacitors are three main considerations. Whereas the ESR and the current carrying capability of the capacitors are less important because of the relatively small output current.

Capacitor weight varies widely across rated voltage, capacitance, materials, package, and manufacturer. When the rated voltage is below $\sim4-5$ kV, there are SMT options in all three materials, among which ceramic capacitors with similar capacitance yield slightly lower weight. When the rated voltage is above **8 kV,** there are limited options. Ceramic capacitors with leads offer medium capacitance (up to 1 nF) and relatively high rated voltage (up to **15kV),** and are much lighter options compared with ceramic screw-mount capacitors, Mica and film capacitors at these voltage ratings (the latter three have a bigger package and thus heavier weight).

To realize a capacitor blocking a high voltage, the two lightest options are **1)** using

ceramic SMT capacitors rated below **5kV** in series and parallel 2) using one single ceramic through-hole capacitor.

Among the investigated parts, Murata DHR series ceramic through-hole capacitors have the least weight in the **6.3-15kV** range, and KEMET **COG** ceramic SMT capacitors offer a wide range of capacitances and packages in the **1-3kV** range, thus they are used in the following analysis. At a given rated voltage, the weight of the capacitor is shown to. be proportional to its capacitance, thus a linear relationship is extrapolated for other capacitances at this voltage rating², see Fig. 2-1 for examples in the range of **10-15kV.** See Appendix. **D.1.1** for the linear relationships at other voltage ratings.

Figure 2-1: Capacitance and voltage dependency of Murata DHR series high-voltage capacitors (the dots are the measured weights and the lines are their linear fits.)

High voltage diode selection

High voltage diodes are a key limitation in building a high frequency high voltage converter at tens of **kV** and hundreds of watts. Traditional silicon high-voltage diodes **(> 8kV)** have longer recovery times compared to their low-voltage counterparts, thus are typically used at frequencies below 100kHz. Commercially available and affordable high voltage SiC schottky diodes are mostly rated under **3.3kV.** They

²In the same family and from the same manufacturer. Note that the linear relationships may vary significantly for other manufacturers, series and materials

have less or no recovery time³ but a big parasitic capacitance since they are mainly designed for high current applications and have a large die size.

Some representative high voltage diodes are summarized in Appendix. **D.1.1.** Cree's C4D02120A, GeneSiC's **GAP3SLT33-214** and VMI's X150FF3 are considered in later studies in Section 2.2 because of their small recovery time and relatively low parasitic capacitance. There have been also emerging SiC PiN diodes rated at **8 kV (GAP05SLT80-220** from GeneSiC) and **15 kV (GAO1PNS150-201** GeneSiC) that could be interesting to explore if at a more affordable price.

The design frequency is chosen to be 500kHz considering a non-zero "switching time" listed in the datasheet of **GAP3SLT33** (no definition of this "switching time" is found) and the 30ns recovery time of the X150FF3.

Weight study of various voltage multiplier topologies

The typical topologies of the voltage multipliers (VM) used in high voltage converters include half-wave (HW) and full-wave (FW) Cockroft-Walton (CW) and half-wave (HW) and full-wave (FW) Dickson, as shown in Fig. 2-2. **All** flying capacitors are odd-indexed and all output capacitors are even-indexed.

We approximate the weight of the voltage multiplier as the weights of its capacitors. The weights of multipliers in each topology achieving a 40 **kV 700** W output at different input voltages (thus different voltage gains) are compared in Fig. 2-3a.

At the power and voltage level in this application, and with the device considerations described above, Cockroft-Walton topologies yield similar weight with Dickson topologies but have easier implementation⁴; when the required voltage gain is lower than **10,** full-wave topologies yield lower total weight (owing to interleaving reducing output capacitance), and so are strongly preferred; when the required voltage gain is higher than **25,** half-wave topologies yield lower total weight (because they provide the same voltage gain with a halved number of stages, and a further halved flying

³There is a non-zero "switching time" listed in the datasheet of some of these diodes (for example, the 3.3kV SiC schottky diode GAP3SLT33-214).

⁴In CW topologies, capacitors and diodes block the same voltage other than the flying capacitor in the 1st stage. Whereas in Dickson topologies, the blocking voltage increases in higher stages.

Figure 2-2: Four basic voltage multiplier topologies (a) Half-wave Cockcroft-Walton, **(b)** Half-wave Dickson, (c) Full-wave Cockcroft-Walton, and **(d)** Full-wave Dickson.

Figure **2-3:** (a) Total weight of the capacitors and **(b)** total energy stored in the capacitors of the Cockroft-Walton and Dickson voltage multipliers as a function of converstion ratio (20 **kV 350** W output)

capacitor count, compared with their full-wave counterparts). This trend coincides with the total energy storied in the capacitors in each topology (Fig. **2-3b).** The variations between the weight and the energy can be explained **by** the discrete nature of the capacitors' energy density.

The process of the weight comparison is illustrated below: we first consider a bipolar (or interleaved) voltage multiplier (VM) **-** i.e., with its electrical ground at the center point of its output **-** with each polarity containing *n* stages to process half of the desired power and voltage. Fig. 2-4 shows an example of a bipolar half-wave CW VM with each polarity containing 2 stages.

Figure 2-4: **A** bipolar half-wave Cockcroft-Walton Voltage Multiplier with each **po**larity containing 2 stages.

Then, we pick a topology and calculate the weight of each capacitor in the selected topology. To do so, we identify the voltage across each capacitor (summarized in Table. D.4), and calculate their capacitances following two specifications below. An assumptions is made to simplify the calculation: in a given topology, all **fly**ing capacitors (odd-indexed) are the same and all output capacitors (even-indexed) are the same. For example, in HW CW VM, $C_1 = C_3 = ... = C_{2n-1} \triangleq C_{odd}$, $C_2 = C_4 = ... = C_{2n} \triangleq C_{even}.$

o The even-indexed capacitors (output capacitors) in half-wave topologies are sized such that the voltage ripple is less than **100** V (see Table. 2.1 for the voltage ripple as a function of even-indexed capacitances). For full-wave topologies, if the two half-wave are exactly identical, their ripples would cancel each other and virtually no output capacitors are needed. However, in practice, some capacitances are still desired at the output to account for non-idealities such

as switching transients of diodes. These even-indexed capacitors are sized such that the RC time constant of the effective total output capacitance and the load is 20 times the switching period⁵.

* The odd-indexed capacitors (flying capacitors) in all topologies are then sized such that the voltage droop due to the capacitor charge loss (i.e., the losses in the slow-switching limit **(SSL) [78])** is less than **2.5** *%* of 20 kV **(5 %** for the full converter outputting 40kV). See Table. 2.1 for the voltage droops as functions of capacitances.

Type	Voltage' gain	$\rm V_{drop}$	$\rm V_{ripple}$
Half-wave CW	2n	.) $(2n+1)$ $n(n+1)$ $n(n-1)(4n-5)$ <u>Lo</u> $\overline{12C_{even}}$ $6C_{odd}$	n^2P_o $2fV_{o}C_{even}$
Half-wave Dickson	2n	$\frac{n(n-1)(4n+1)}{12C_{even}}$ $\frac{n}{C_{odd}}$	$\frac{n^2 P_o}{2f V_o C_{even}}$
		$\sqrt{2n+1}$	
Full-wave CW	$\it n$	$\overline{12C_{odd}}$	~ 0
Full-wave Dickson	$\it n$	$\, n \,$ $\overline{C}_{\mathfrak{a}d\mathfrak{a}}$	~ 0

Table 2.1: The voltage gain, voltage droop and output ripple of a n-stage voltage multiplier in the slow-switching limit. I_o is the output current, f is the switching frequency. See the derivation in Appendix. **D.1.2.**

Then, for each capacitor, we calculate its weight following the linear relationships in Fig. 2-1 and Fig. **D-2** with 2 assumptions: **1)** the rated voltage of the capacitor is twice its blocking voltage. 2) allow up to 4 discrete capacitors to connect in series and 20 in parallel to achieve the desired blocking voltage and capacitance. Lastly, we sum up the capacitor weight and double it (due to the bi-polar design) to obtain the "total weight" of the VM. The total energy stored in capacitors is calculated in the same fashion. See Appendix. **D.1.2** for details of all designs.

⁵The effective total output capacitance is C_{even}/n , which is set to $RC_{even}/n = 20/f$, \therefore $C_{even} =$ $20nP_o/(fV_o^2)$, where P_o and V_o are the output power and voltage respectively.

2.1.2 Isolation Stage

Three isolation methods are compared in terms of weight: full-core transformers, air-core resonant transformers and piezoelectric transformers.

Full-core transformers have dominated the isolation stage design in traditional high-voltage converters. **A** study in [34] for high-power low-frequency transformers **(0.1-100** MW, tens of kHz, no voltage insulation requirements were considered) shows the theoretical specific power of transformers roughly scales with its frequency *f* and power *P* as $f^{0.75}P^{0.25}$, indicating that specific power improves with higher power.

Air-core resonant transformers (e.g., Tesla coil) eliminate the use of a heavy core and could potentially be light. However, it is a **highly** tuned structure, sensitive to parasitic inductance and capacitance, and may be relatively large in size **[79,80].** These aspects suggest that it has potential as an approach, but might represent higher risk for an application where both size and weight are important considerations.

Piezoelectric transformers can achieve a power density of 40 W/cm3 **[81],** especially suitable for high voltage low power (e.g., tens of watts) applications. They have been used in space applications at below **20kV** and 200W **[82].** However when scaling up in power, one needs to connect existing piezoelectric transformers in series and in parallel and the advantage in power density are gradually exceeded **by** the cored transformer as power levels rise.

To illustrate these tradeoffs, isolation stages were designed using these methods and the resulting weights were compared, as shown in Table. 2.2. Core-based transformer and Tesla coil were both designed to step up an input voltage of **500** V in amplitude **500kHz** ac to an output voltage of **10kV** in amplitude, delivering 1 kW. The detailed design processes are described in Appendix **D.2.**

The core-based transformer design uses an ETD49 core with TDK **N49** material, 20 turns of **AWG17** wire for the primary, 400 turns of **AWG31** wire for the secondary. The choice of the insulation material around the secondary wire and the core affects the total weight and the winding's parasitic capacitance. Here we give a lower bound for the total weight of **250 g** where glass-filled Nylon **6/6** is used and an upper bound

Table 2.2: Weight comparison of different isolation stages.

t Bounds correspond to different insulation materials (see Appendix **D.2).**

Bounds correspond to whether to include a supportive structure (see Appendix **D.2).** tt The unit weight is estimated with the same density as **[83]** and a dimension of $120 \times 8 \times 5.7$ mm. Assume 7 in series 17 in parallel to calculate the total weight.

for the total weight of **320g** where glass-filled PTFE is used. The specific power is between **3.13-4kW/kg.** As a comparison, the theoretical equations in [34] suggests **65 g** and **15 kW/kg** can be achieved, which is far more than realistic (likely due to lack of proper loss modeling at high frequency and insulation design).

The air-core resonant transformer is designed following instructions **[79,80],** uses **39** turns of AWG 24 wire for the primary and **820** turns of AWG **29** for the secondary and has a coupling coefficient of **0.6.** The windings yields a weight of **135 g** and with additional supportive structure, the total weight can reach **152 g** and higher. The air-core resonant transformer shows doubled specific power compared with the fullcore transformer, but is less efficient. This requires increased weight in the front-end battery packs, making the advantage of coreless less obvious. In addition, it is large in size, less robust in construction and requires narrow-band operation, which makes this option less appealing.

Piezoelectric transformers are designed to provide the same output voltage, **10 kV** in amplitude, and output power, **1** kW, **by** connecting existing piezoelectric transformers from Transonor [84] and STEMiNC **[83]** in series and in parallel. Since each product works under different input voltages (not **500** V), we leave the input voltage parameter uncontrolled. As an example, we explain the weight calculation using the
STEMiNC part SMMTF53P2S40 (rated for 2W **1.2kV** output) to achieve **10 kV** and 1 kW: we measured the weight of a single off-the-shelf part to be 2 **g.** Its dimension is $35.8 \times 8.8 \times 3.8$ mm, yielding a density of 1.67 g/cm³ (much lighter than that of the pure PZT-5H material $7.7 g/cm³$ [85]). To achieve $10 kV$ and $1 kW$, we need 9 modules in series and **60** in parallel, yielding a total weight of **1080 g** and a specific power of **0.93kW/kg.**

Considering both feasibility and achievable specific power, full-core transformers are compact, robust, and more flexible in use than air-core resonant transformers or piezoelectric transformers at the targeted voltage and power level, so are preferred. In the first prototype dc-dc converter, the transformer is chosen to be center-tapped so that it handles a bi-polar output voltage rather than a unipolar output voltage, which reduces the isolation voltage requirement **by** half.

2.1.3 Resonant topology selection

High voltage transformers have a large number of secondary turns, resulting in large parasitic capacitances. To usefully incorporate this capacitance into circuit operation, a parallel resonant inverter or a series-parallel resonant inverter is employed. **A full**bridge series-parallel resonant inverter is chosen because: **1)** it provides a factor of 2 in the voltage gain with negligible weight gain; 2) it shows high efficiency in both light load and heavy load; **3)** it has a series capacitor to block dc voltage and thus prevent saturation of the transformer **[86,87].**

Based on the constraints above, for the **EAD** application, a preferred solution for a lightweight high voltage dc-dc converter comprises a series-parallel resonant inverter, a full-core transformer and a multi-stage voltage multiplier. To simplify, we only consider the transformer to have one sectionized secondary in this Chapter. The combination of multi-secondary transformers and multi-stage voltage multipliers may result in more optimal cases, which will be considered in Chapter 4.

2.2 Design Optimization

Different distributions of voltage gains among the inverter, the transformer and the voltage multiplier can result in different overall weights. Section 2.2.1 explains that in our design, the available diodes set the secondary voltage of the transformer, which decouple the voltage multiplier stage from the overall optimization. Section 2.2.2 comprehensively designs the inverter and transformer stages to minimize the total weight of the inductor and transformer while maintaining a good efficiency.

2.2.1 Finalizing the voltage multiplier

In practice, the parasitic capacitance of the high voltage transformer and the junction capacitance of the high voltage diodes are reflected to the transformer primary with a multiple of the square of the turns ratio. This yields a large parallel capacitance in the inverter resonant tank, resulting in large circulating current and lower efficiency.

Figure **2-5:** (a) Simulation schematics and **(b)** the output voltage of three single-stage full-wave cockroaft-walton multipliers using three different diodes. In the schematic, the dashed-line capacitor represents the parasitic capacitance reflected to the transformer primary.

Using Cree's C4D02120A, GeneSiC's **GAP3SLT33-214** and VMI's X150FF3 respectively, a single-stage full-wave Cockcroft-walton voltage multiplier (VM) is simulated in LTspice (Fig. 2-5a). Each VM is driven **by** a **500** kHz **0.5 A** current source (to simulate the inductor in the series-parallel inverter) and uses the same transformer.

The diode in the VM consists of either one **15kV** X150FF3, or **13** 1.2 **kV** C4D02120A or $5\,3.3\,\text{kV}$ GAP3SLT33, yielding a diode blocking voltage of $\sim 15\,\text{kV}$. As a reference, a VM with ideal **15kV** diodes that have no forward voltage drop or parasitic capacitance is also simulated.

The simulation results in Fig. **2-5** show that the voltage droop, defined as the difference between the output voltage when using ideal diodes and the output voltages when using investigated diodes, is the lowest with X150FF3 diodes (due to the lower parasitic capacitance). Using multiple SiC diodes theoretically reduces the overall parasitic capacitance, but since their junction capacitance^{6} is much larger than that of X150FF3, the simulation still shows unacceptably large droop. In addition, seriesconnecting multiple SiC diodes can potentially require balance circuits and add more complexity. Therefore, in this Chapter, the X150FF3 is selected as the most effective available diode. To simplify the design, we do not consider connecting multiple of X150FF3 in series as an equivalent higher voltage diode, which sets the output of the transformer to be less than $\sim 7.5 \text{ kV}$ (considering a 50% voltage derating).

Referring back to the voltage multiplier weight study in Fig. 2-3a, a 3-stage bipolar (6-stage total) full-wave Cockcroft-Walton voltage multiplier can convert **7.5kV** to 40 **kV** and yield a light weight. Compared to a 3-stage full-wave Dickson, it requires easier implementation because most flying capacitors have the same capacitances and block the same voltages, thus is chosen.

2.2.2 Weight study of the inverter and the transformer

With the diode and the voltage multiplier topology chosen, the series-parallel inverter and the transformer stages (Fig. 2-6) are to convert $V_{DC} = 200 \text{ V}$ dc to $V_{Sec} = 7.5 \text{ kV}$ ac at a switching frequency of $f_s = 500 \text{ kHz}$. To account for the losses in the voltage multiplier, we design at P_{Sec} = 750 W rather than 700 W. To simplify the weight analysis, we use the Fundamental Harmonics Approximation **[86]** method to analyze the inverter operation and assume the resonant tank output voltage V_{Pri} to be sinusoidal.

 6 Note these two diodes are already the smallest current-carrying diodes and offer small junction capacitances in the SiC diode family.

Figure **2-6:** The diagram of the inverter and the transformer stages. The resonant tank input is a square wave of amplitude V_{DC} containing no dc component.

The weight of the two stages is dominated **by** magnetic components, thus the design space of the two stages is explored to minimize the total weight of the inductor and the transformer while maintaining good efficiency⁷. The optimization process contains five steps:

- Select a set of operating variables: the resonant tank quality factor Q , the tank natural frequency **fo,** the series and parallel resonant capacitance ratio *A = 'Cp/Cs,* and the transformer voltage step up ratio *K* (same as turns ratio). Then the inductance and capacitances of the resonant tank (L_S, C_S, C_P) , the tank voltage gain $G = V_{Pri}/V_{DC}$ and the tank current $I_{L_{max}}$ can be calculated (see Appendix **D.3** for detailed equations). We keep the sets that yield a transformer output voltage $V_{Sec} = V_{DC} \times G \times K \in [7.5kV, 9kV])^8$.
- Design the lightest weight transformer that satisfies an input voltage of $V_{DC} \times G$, turns ratio K, output power P_{Sec} =750 W and a set of constraints on efficiency, temperature rise and packing factor. See the detailed design method in **Ap**pendix **D.3** and Appendix B.
- **"** Design the lightest inductor that has an inductance of *Ls* and a maximum current of $I_{L_{max}}$ and a set of constraints on efficiency, temperature rise and packing factor. See the detailed design method in Appendix **D.3** and Appendix **C.**
- * Sweep all sets of operating variables and compare the sum of the inductor and

⁷The transformer is to be at least **95 %** efficient and the inductor is to be at least **98%** efficient 8We set *K* as a free variable to start with because it is used to calculate the tank gain **G.**

the transformer to find the lightest weight combination. The design space we explored is: $0.2 \le Q \le 10, 0.1 \le A \le 10, 450 \text{ kHz} \le f_0 \le 500 \text{ kHz}, 5 \le K \le 30.$

e Refine the lightest designs **by** checking the parasitics of the transformer: **1)** if the leakage inductance of the transformer is not negligible compared with L_s , then redesign the inductor. 2) if the parasitic capacitance of the transformer is larger than *Cp,* then sectioning the transformer secondary winding to reduce its parasitic capacitance. Section 2.2.4 explains this in more detail.

To simplify the study, we consider: **1)** center-leg winding on E-type cores for both the transformer and the inductor to ensure good coupling⁹; 2) only off-the-shelf core sizes. Customized cores may yield more optimal designs and will be discussed in Chapter 4; **3)** the secondary wire fixed as Teledyne Reynolds **AWG28 18kV** FEP insulated wire **(P/N 178-5790,** this is the smallest gauge high voltage wire we found in a time limited search that offers an insulation voltage above **15kV.** Its voltage rating and gauge size may be conservative for $V_{sec} = 7.5 \text{ kV}$ and $P_{sec} = 750 \text{ W}$ but it provides good design margin).

2.2.3 Optimal weight and voltage gain distribution

In Fig. **2-7,** we plot the lightest overall weights of magnetic components and their corresponding inductor and transformer weights against the transformer primary voltages V_{Pri} in the range of 200-1800 V, which is a function of Q, A, f_0, K . The lightest overall weight shows a clearer trend with *Vpri* than any of *Q, A, fo, K,* thus is plotted. Details of the designs corresponding to these lightest weights are included in Appendix **D.3** (Fig. **D-10** and Table **D.9** through Table **D.11).**

Figure 2-7a suggests the overall weight of magnetic components first decreases and then increases with V_{Pri} . It reaches the lowest when V_{Pri} is around 400-600 V. For this range of V_{pri} , the resonant tank provides a gain of $G \sim 2-3 \times$ and the transformer provides a gain of $K \sim 18 - 12 \times$. A valley point is reached because:

 9 This also makes the leakage inductance of the transformer much smaller compared with L_s

Figure **2-7:** Lightest overall weights of (a) both the inductor and the transformer, **(b)** the corresponding inductor weights and (c) the corresponding transformer weights against the transformer primary voltages V_{Pri} .

- **e** The weight of the transformer (Fig. **2-7b)** first decreases then increases with *Vpri.* **All** designs are temperature limited (see Table **D.11).**
	- When $V_{pri} \leq 400 \text{ V}$, larger turns ratio of the transformer requires a larger amount of windings and a bigger core to fit these windings, yielding a heavier weight.
	- When V_{pri} is in 400 V 1.5 kV, the volt-second on the core keeps increasing, but the transformer weight stays relatively flat because **1)** to keep the maximum flux density B_m low, a higher primary number of turns N_p is needed according to (2.1) . But higher V_{pri} results in lower turns ratios, yielding unchanged (or even reduced) number of secondary turns, thus the copper volume and weight stay relatively flat.

$$
B_m = \frac{V_{pri}}{2\pi f_s N_p A_c} \tag{2.1}
$$

Where N_p is the primary turns and A_c is the core cross-sectional area.

2) the core volume and weight also remain unchanged because no bigger *Ac* is needed to balance the increasing volt-second, and similar cores can be used to fit the relatively unchanged winding volume.

 $-$ When $V_{pri} \geq 1.5 \text{ kV}$, the volt-second keeps increasing, the original core

height is not enough to fit the increasing amount of primary number of turns N_p , thus a larger core with bigger window height is needed, yielding a heavier weight. **All** designs yield **1** layer of the primary windings, because more number of layers results in either **1)** increasing primary copper loss due to the proximity effect, driving the design over the preset efficiency and/or temperature limits; or 2) thicker winding width, together with the necessary insulations, approaching the core window width.

• The weight of the inductor (Fig. 2-7c) increases with V_{Pri} , especially when $V_{pri} \geq 0.8 \text{ kV}$ (corresponding to the tank voltage gain $G \geq 5$ and tank quality factor $Q \geq 3$). All designs are also temperature limited (see Table D.10). At higher tank gain G, to keep the maximum flux density $B_{L_{max}}$ low (eq (2.2)), more turns and bigger core cross-sectional area are required, yielding to both heavier core and copper weights.

$$
B_{L_{max}} \sim C_1 \frac{G}{A_c N_L} \tag{2.2}
$$

Where A_c is the cross-sectional area of the inductor core, N_L is the number of turns. C_1 is constant for a given operating condition. See the derivation in Appendix D.3.4.

Figure 2-7a through Fig. 2-7c show discrete simultion results due to our assumptions to use discrete off-the-shelf core shapes and wires, as well as discrete operating variables Q, A, f_0, K . Customized cores and wires as well as finer-meshed variables can yield to a more accurate optimal operating point and a lighter overall weight, as will be discussed in Chapter 4.

For the final design, we pick V_{Pri} to be at \sim 500 V, the resonant tank Q is \sim 2, the tank voltage gain $G \sim 2.5$ and the transformer turns ratio $K = 15$.

The final converter topology is shown in Fig. **2-8.** It comprises a series-parallel resonant inverter, a **1:15** ferrite-cored high voltage transformer and a 6-stage bi-polar full-wave Cockcroft-Walton multiplier. The three stages are designed to give us a voltage gain of $\sim 2.5, \sim 15, \sim 6$ respectively.

Figure **2-8:** Final design of the developed high voltage dc-dc converter. Node **A** marked in red corresponds to the switching node waveform in Fig. 2-10.

2.2.4 Sectioning the transformer secondary winding

When designing the transformer, an important criterion is to use its parasitic capacitance as part of the parallel resonant capacitance C_p .

The parasitic capacitance reflected to the transformer primary is dominated **by 1)** the turn-to-turn and layer-to-layer capacitance of the secondary windings, which increases with the secondary number of turns, the number of turns per layer and the number of layers **[88],** 2) secondary winding to core capacitance **[88]** and **3)** the diode capacitance in the voltage multiplier reflected to the transformer primary. Due to a large number of secondary turns and a large turns ratio, the parasitic capacitance is usually much higher than needed.

A multi-section secondary is a common solution to reduce the self-capacitance of the winding. A rule of thumb is that with n -sections, the self-capacitance can be reduced to *1/n* **[88].** The winding-to-core capacitance is considered to be not affected **by** any sectioning. See Section **D.3.2** for detailed equations.

In this study, we consider one multi-section secondary and the section number is swept between 1 and 4. In the final design, the transformer secondary is sectioned into 2 sections. No higher number of sections is needed.

2.3 Experimental results

A prototype converter with closed-loop voltage feedback control based on the optimized design in Fig. **2-8** was built, as shown in Fig. **2-9. All** the sensing, control and driver circuits are integrated on the printed circuit board and it needs no additional components other than a logic power supplied **by** a **3.7V** LiPO battery for the **EAD** flight demonstrations.

(b)

Figure **2-9:** 200 V to 40 **kV** high voltage dc-dc converter prototype. (a) Three stages of the converter and **(b)** top view of the voltage multiplier.

Figure 2-10: Experimental waveforms of the developed high voltage dc-dc converter prototype outputting -480W **38kV (Chl** (yellow): half-bridge switching node voltage (Node **A** marked in red in Fig. **2-8); Ch3** (pink): half of the output, voltage; Ch4 (green): resonant tank current)

Fig. 2-10 shows the waveforms of the converter running at **500** kHz and converting .4 $177V$ to $38kV$ at \sim 480 W.

The converter achieves an efficiency of **83 %** at 480 W **38 kV** and **82 %** at **300** W 40.4kV. We were not able to push to above **550** W output before the MOSFETs **GS66504B** overheated. **A** previous version of the inverter using **EPC 2025** MOSFETs were tested at **565** W **39 kV** output, achieving **85%** efficiency. **EPC 2025** went obsolete therefore we switched to **GS66504B.** See Appendix D.4 for the details of the efficiency measurement and build process of the converter.

The prototype was used to drive electrode thrusters of an **EAD** aeroplane and demonstrated the first flight of such an airplane. See Chapter. **6** and **[1]** for details. The finalized component values in the converter¹⁰ and the weight breakdown of the converter are listed in Table **2.3.** The prototype achieves a specific power of **1.15kW/kg (565** W/491 **g),** meeting the targeted 1 **kW/kg.**

¹⁰Since the load power and the battery voltage has changed, the resonant tank passive values have been tuned differently with the original design.

Table **2.3:** Specifications and component weight breakdown of the prototype high voltage power converter. The total weight here does not include that of the supportive structures and the peripheral circuits which are necessary for the flight.

^{\ddagger} The same core in TDK N49 would yield to slightly lower loss but not available. tThe primary turns is reduced to **10** and the secondary correspondingly to **150 (1:15),** compared with the designed **13** and **196 (1:15)** due to imperfection in hand-winding and added insulation thickness in the practical construction.

There are two key considerations in construction of the voltage multiplier, which turns out to strongly affect the performance and the weight of the overall system:

The physical layout of the voltage multiplier

The full-wave Cockcroft-Walton topology is **by** nature symmetric, thus keeping symmetry in the physical layout is desirable for best operation. Other considerations include **1)** keeping the leads of the diodes short to minimize their thermal resistance; 2) to avoid corona discharge, keeping each node sufficiently separated from nodes at other potentials and making sure surfaces are sufficiently smooth.

One key design decision made regarding to the physical construction of the VM is to use air-isolated rather than potting. Potting and oil immersion are two popular methods used in building high voltage power converters to provide insulation (oil immersion also increases the heat conduction capability). However, both approaches would add extra mass and a more complex manufacturing process as compared to an air-insulated design (where one is possible). **A** PDMS-potted (also known as Polydimethylsiloxane, a type of silicone) single-stage VM was built and compared with an air-isolated single-stage $VM¹¹$. At the same input voltage, output voltage and power, the PDMS-potted VM heated up to 74°C, whereas the air-insulated VM to only **50°C.** Potting also makes diagnosis and repair more difficult. In addition, for a full 6-stage VM, the potting material would add $\sim 30 \text{ g}$ of weight. Thus an air-isolated structure was chosen as it can provide adequate insulation and thermal properties with careful design while yielding lighter weight.

Heatsink design for the voltage multiplier

Using Si high voltage diodes at above **500** kHz can significantly increase their switching loss¹² and thus their temperature rise. A single-stage full-wave cockcroft-walton voltage multiplier¹³ was built and tested at various switching frequencies¹⁴. As shown in Fig. **2-11,** when switching at **615kHz** without any cooling, the maximum temperature of diodes hits 100° C at only ~ 30 W output power (where each diode blocks

¹¹PDMS was chosen instead of Epoxy because its lighter weight and easier manufacturing process **¹²[89]** indicates as the frequency increases, VMI's diode loss is dominated **by** the switching loss.

¹³In the following tests, each diode in the VM is two VMI's X150FF3 diodes in parallel. Single diode cases were also tested but yield to even higher temperature rises.

 14 For tests at different frequencies, the load resistance and the resonant tank designs were changed.

6kV (40% of rating) and carries **2.7mA** (5.4% of rating)). With some heat sinking15 and still at 615 kHz , the maximum temperature hits $100 \degree \text{C}$ at $\sim 70 \text{ W}$ output power (where each diode blocks **5.4kV (36%** of rating) and carries 14.6 mA **(29%** of rating)).

Figure 2-11: Temperature of diodes operating at different frequency in a 1-stage full-wave Cockcroft-walton voltage multiplier.

For the 6-stage VM to process the designed power at **500** kHz, special heatsink for the diodes is required despite the additional weight. **A** particular challenge of designing such a heatsink is to keep the electric field low to avoid corona discharge between heatsinks or between heatsink and devices.

Copper rods, hollow copper pipes and commercially available cylindrical heat pipes (sealed metal pipes partially filled with heat-carrying vapor) are all considered as the heatsink. Round smooth surfaces of these heatsinks also help to reduce the local electric field. The surface-to-surface distance between the adjacent two pipes are set **by** the length of the diode package to minimize the thermal resistance from diode junction to the heatsink. Rods and hollow copper tubes are easy to machine, flexible in the tube diameter, but heavier compared with heat pipes (machinable copper tubes usually has a thicker wall thickness compared with the heat pipes), whereas off-theshelf heat pipes are only offered in several diameters and lengths, but lighter and potentially have better heat transfer.

^{151/16&}quot; OD 5 cm long copper pipes soldered at joints of the voltage multiplier.

FEA thermal analysis (Fig. 2-12) in Solidworks for pipes with different length, diameter and wall thickness reveals that **1)** there is an optimal weight of the pipes providing the best trade-off of heat transfer and mass. Further increasing the weight (either **by** elongating or enlarging) does not seem to result in a justifiable reduction in the temperature. 2) solid rods seem not effective and add additional weight.

FEA electric field analysis (an example shown in Fig. **2-13)** in Quickfield for pipes with different diameters reveals that the strongest electrical field appears on the two ends of the VM, where the voltage is the highest. It needs to be kept below approximately **10** kV/cm **(1** MV/m), as a conservative rule of thumb to avoid corona.

Eventually, two versions of the voltage multipliers (VMs) with different heatsink designs were built: version **1** was with hollow copper pipes (Mcmaster **101** Copper **0.032"** Tube Wall, **3/16" OD,** 4 cm long), yielding a heatsink weight of **90g** and a maximum temperature in the VM to be $\sim 70 \degree C$ at an output of 565 W 39 kV; version 2 was built with off-the-shelf heat pipes (Wakefield-Vette 121686.REV1, **7** mm long 4 mm **OD),** yielding a similar temperature rise in the VM but a 20 **g** weight reduction. Version 2 was used in the flight demonstrated in Chapter **6.**

Figure 2-12: Thermal simulation: maximum temperature at the diode leads in steady state against the heat sink weight.

Figure **2-13:** An example electric-field simulation of the voltage multiplier structure (each diode blocks **7.5kV** and the heat sink diameter is **3/16").**

 $\sim 10^{11}$ μ

Chapter 3

Evaluation of High Voltage Diodes and Series-Diode Balancing

As mentioned in Chapter 2, miniaturization of high voltage power converters motivates increasing switching frequencies from a few hundred kHz and below to the high hundreds of kHz and MHz range. One of the bottlenecks to achieving high frequency at high output voltage while preserving high efficiency is the lack of low-loss high-voltage diodes capable of operation at high frequency [74, **90].**

Si Schottky diodes are appealing in high frequency applications but they are mostly rated below **250** V **[91];** commercially available Silicon Carbide (SiC) Schottky diodes exhibit low loss and can block up to **3.3 kV;** however, above **5kV,** the only presently affordable and available diodes are Si high-voltage diodes **[91].** These diodes have rarely been used in the high hundreds of kHz and MHz range, and have not been characterized for operation at such frequencies.

To better explore the range of diodes that might be useful in such applications, we have tested a range of diodes (from 400 V to **15kV)** in a full-bridge rectifier topology at **600** kHz and 1 MHz. The evaluation results are shown in Section **3.1.** Most of the tested Si high voltage diodes are not suitable for operation at or above **600** kHz at even a fraction of their ratings without heat sinks. Nonetheless, low voltage fast recovery diodes (400-600 V) and SiC Schottky diodes **(650** V to **3.3kV)** are promising candidates for building high-voltage, high-frequency systems.

One can use such high-frequency, low-loss low-voltage diodes in various ways to achieve a high-voltage output. One can **(1):** have multiple transformer windings or multiple resonant tanks that are separately rectified and stacked in series (e.g., **[92-** 94]); (2): Use the diodes in voltage multiplying rectifier topologies (e.g., **[74,95-98]);** and/or **(3):** Series connect discrete low-voltage diodes to construct an approximate equivalent to a high-voltage diode (e.g., **[99]).**

Each method has limitations: the losses of a voltage multiplier increase drastically with the number of stages [96, 100]. The complexity (and often-times the loss) of a transformer increases with more secondaries as does its nonideality of operation, especially when high insulation levels are needed between outputs. Series connection of devices leads to questions about how the individual devices actually act, and the impact on their voltage sharing during the off-state and their losses owing to switching and conduction.

Section **3.2** explores design considerations in the use of series-connected lowvoltage diodes as a single high voltage diode for high-frequency applications. We observe that there are serious off-state voltage and temperature imbalance issues that can arise when series-connecting such diodes. We present a theoretical model showing that significant voltage imbalance and loss differences can be caused **by** parasitic capacitances to common of the diode interconnection points.

Section **3.3** describes two related compensation techniques to mitigate voltage imbalance and loss owing to these interconnect capacitances. The proposed techniques function **by** adding external low-loss capacitors to restore voltage balance and reduce diode losses. We present analytical solutions as well as theoretical limitations of these techniques. To validate the approaches, a full-bridge rectifier is tested with each branch consisting of four **3.3kV** SiC diodes in series. Experimental results in Section 3.4 showcase the imbalance and demonstrate the effectiveness of the compensation techniques. The proposed technique and evaluation results will be valuable for the design of lightweight and miniaturized high voltage power converters.

3.1 Thermal Characterization of High Voltage Diodes

To identify suitable diodes operating at high voltage and high frequency, we tested **37** off-the-shelf diodes in a full-bridge rectifier topology. We use "maximum temperature rise in the rectifier" as a metric to evaluate the diodes in all tests for two reasons: **(1)** the temperature rise correlates well with power losses and can be measured in a non-intrusive way; and (2) the maximum temperature rise data can be used to decide whether cooling devices (e.g., heat sinks) are needed, which is an important factor in realizing miniaturized and lightweight designs.

We conducted tests from three perspectives:

- **"** Compare diodes when a single diode is used within a fixed range of voltage and current de-rating factors. We refer to these tests as "single diode tests".
- Compare across selected diodes when multiple diodes are connected in series as a single higher-voltage diode to meet a given blocking voltage requirement. We refer to these tests as "multi-diode tests".
- * Repeat and compare the above tests at **600** kHz and 1 MHz while holding other test conditions constant.

The diodes under test include Si fast recovery diodes (both low voltage and high voltage) and SiC Schottky diodes. The nominal blocking voltages of these diodes range from 400 V to **15kV,** and the nominal average forward currents range from **30** mA to **5 A. All** tests start at room temperature **25-28 °C** and the temperature of the hottest spot in the rectifier is recorded to calculate the "maximum temperature rise". The specifications of diodes, the details of all test conditions, experimental setup and error estimations are explained in Appendix **E.1** and Table **E.2.**

3.1.1 Single diode *tests*

Test conditions

In single diode tests, each leg of the full-bridge rectifier consists of a single diode. The rectified dc voltage is 45-50 **%** of the nominal diode rated voltage and the rectified dc current is approximately 10-20 **%** of the nominal diode rated current (which means that the average diode current is **5-10%** of its nominal rated dc current). When testing the same diode at two different frequencies, the rectified dc voltage and the dc current are kept the same. Diodes listed without an asterisk were tested for **10** min such that they reached thermal equilibrium and the maximum temperature rise on the rectifier was recorded; diodes listed with an asterisk did not reach thermal equilibrium before the temperature became too high, these tests were cut off earlier when the maximum temperature rise in the rectifier reached roughly **100°C.**

Results

Figure 3-la shows the maximum temperature rise results of the single diode tests (Table **E.2** in Appendix **E.1** shows full specifications of the diodes under test and the test conditions). The results reveal that at **600** kHz, SiC Schottky diodes **(650** V to **3.3kV)** and several low voltage Si fast recovery diodes (400-800 V) show significantly lower maximum temperature rises compared to most high voltage Si fast recovery diodes **(3-15kV).** One exception is an **8kV** diode (HVEF8P), which is tested at \sim 4kV output voltage and \sim 5 mA average output current. It shows promise when used at high frequency for high-voltage low-current applications.

For diodes with a maximum temperature rise lower than $\sim 80 \degree C$, we further characterize the diode losses themselves. This is accomplished using dc signals to develop measured relations between diode dissipation and maximum temperature rise. The details are explained in Appendix **E.1** and it is concluded that the maximum temperature rise and the total diode losses are closely correlated as expected.

Three aspects that could contribute to the higher losses and higher maximum temperature rises shown in most high-voltage Si fast recovery diodes are: **(1)** the conventional ways to boost the blocking voltage (e.g. multi-junction, single deep-diffused junction, or glass passivated) raise the forward voltage of the diode, proportionally increasing the conduction losses; (2) as the off-state voltage increases, the switching losses tend to increase rapidly; **(3)** higher blocking voltage introduces larger leakage current **[1011,** resulting in more severe heating thus even worse tolerance of losses **[89].**

Figure **3-1:** Maximum temperature rise in the rectifier when diodes are tested in a full-bridge rectifier topology at **600** kHz and **1** MHz in (a) single diode tests and **(b)** multi-diode tests.

Figure 3-la also suggests that increasing the switching frequency from **600** kHz to 1 MHz in general increases the temperature rise, however, the magnitude of the increment varies case **by** case and shows no obvious trends. Among those that show promises in the **600** kHz tests, the **3.3kV** SiC diode **(GAP3SLT33)** and several Si fast recovery diodes (UF4004, BVY26C, and **RFU02VSM8S)** show significantly higher maximum temperature rise at **1** MHz, suggesting that the total losses of these diode in the frequency range of interest are dominated **by** switching losses. As listed in Table E.2, these diodes have a non-zero "reverse recovery time" or "switching time", which helps explain the increased switching losses at high frequency even in the case of SiC schottky diodes.

3.1.2 Multi-diode tests

Test conditions

In multi-diode tests, each leg of the rectifier consists of multiple diodes connected in series. The rectified dc voltage is 45-50 **%** of the rated voltage of the leg and the rectified dc current is approximately 10-20 **%** of the diode rated current (which means that the average diode current is **5-10 %** of its nominal rated dc current). Each test lasted **10** min and the maximum temperature rise in the rectifier was recorded. As with single-diode tests, when testing the same combination across frequencies, the rectified dc voltage and current are kept the same.

Results

Figure **3-1b** presents the maximum temperature rise results of the multi-diode tests (Table **E.2** in Appendix **E.1** shows full specifications of the diodes under test and the test conditions). The results suggest that for both Si fast recovery diodes and SiC Schottky diodes, connections of more diodes in series lead to higher maximum temperature rises of the diodes, even though their nominal carrying and blocking requirements stay the same. This presents a challenge when using series connections of low-voltage diodes to realize "high-voltage equivalent" diodes in high voltage applications. For example, looking across tests with **1.2kV** and 200mA dc rectifier output, 4 **GBO1SLT06** diodes in series presents higher maximum temperature rise than 2 **GB01SLT12** diodes in series, even though in the single diode tests **GB01SLT06** performs better than **GB01SLT12.**

As will be explained in the next section and demonstrated in the experimental results in Fig. **3-8,** the maximum temperature rises in the multi-diode tests are usually at the diodes closer to the ac node. In Section **3.2,** we explore the causes of the increased "maximum temperature rise" when multiple diodes are connected in series. Owing to both the increased losses and poor voltage sharing, additional efforts are required if high-performing low-voltage diodes are to be series connected and utilized for high-voltage rectification at high frequency. We introduce compensation means for addressing these challenges in Section **3.3.**

3.2 Challenges when series connecting diodes

Series connection of diodes to attain higher effective blocking voltages is well known, and issue of voltage imbalance due to the variation among diodes has been observed [102]. The common solution is to parallel balancing resistors with the diodes to ensure that each diode reaches the same dc state [102]. This static "resistive" balancing approach may be most effective for low switching-frequency conditions (i.e., where off-state times are long as compared to the RC time constants involved). Here we identify that the net effective parasitic capacitance to common at the connection nodes between the diodes also contributes to voltage imbalance and to increased loss. The effect of these capacitances becomes increasingly important as operating frequency rises, and becomes a major consideration in achieving high performance at the high operating frequencies considered here.

3.2.1 Parasitic capacitance causing voltage imbalance

Figure **3-2** shows a circuit diagram of a full-bridge rectifier. Each branch consists of M series-connected diodes $D_1, D_2, ..., D_M$. Each node has its parasitic capacitances

Figure **3-2:** Circuit model of multiple diodes connected in series as a single diode, showing a net parasitic capacitance from each node to common.

to the ac node and to a common node (referring to a node with fixed dc voltage with respect to ground, in this case either the ground or the high voltage dc output). For a high-frequency, high-voltage application, one usually minimizes the area of the ac node to prevent the ac noise from coupling to other nodes, and/or implements grounded shielding around the circuits. In practice, these techniques usually yield a significantly larger capacitance from the diode interconnections to common than that to the ac node. Therefore we simplify the parasitic capacitance at each node as a net capacitance to common, shown as $C_{p1}, C_{p2}, ..., C_{pM}$ in Fig. 3-2. These capacitances sink or source charge from each node.

At high frequencies, the voltage distribution among diodes is mostly determined **by** the capacitances. As a first order analysis, we assume each diode has the same capacitance C_D across it (this includes the diode junction capacitance and the parasitic capacitance between the two nodes to which the diode is connected). We likewise assume the net parasitic capacitance from each diode connection node to common has the same value *Cp.* Thus we simplify Fig. **3-2** to Fig. 3-3a.

In the following analysis, we consider an incremental increase in the source voltage applied between the ac node and common; this increment will inject an incremental amount of charge into the diode chain.

Figure **3-3:** Simplified ac circuit model for multiple diodes connected in series and the voltage ratio due to the presence of net parasitic capacitances from each node to common. (a) Simplified ac circuit model of Fig. **3-2** at high frequencies. **(b)** Voltages across the nth diode as a ratio of that across the 1st diode.

To charge the voltage v_{D_1} at Node 1 from zero to v_1 , the charge going through the parasitic capacitance of D_1 (C_{D_1}) is $q_1 = v_1 C_D$, and the charge going through C_{p_1} is $q_{Cp_1} = v_1 C_p$. Since both charges come from D_2 , the charge going through the parasitic capacitance of D_2 (C_{D_2}) is $q_2 = q_1 + q_{Cp1} = v_1 C_p + v_1 C_p$. If we want $V_{D1} \approx v_{D2}$, we must make sure $q_2 \approx q_1$, thus $q_1 \gg q_{Cp1}$ (equivalently $C_D \gg C_p$).

To generalize, at Node N, $q_n = v_{Dn}C_D$ and $q_{Cpn} = v_nC_P$. If we want $v_{Dn+1} \approx$ $v_{Dn} \sim v_{D1}$, or equivalently $v_n \approx nv_{D1}$, we must make sure $q_n \gg q_{Cpn}$, equivalently $C_D \gg nC_p$. To provide approximate voltage balancing among the diodes, we require $C_D \gg nC_p$. As any of *n* increases, C_D decreases, or C_P increases, this constraint becomes more difficult to meet. In practice, this constraint often cannot be met, resulting in voltage imbalances among the diodes. Intuitively, the diode closest to the ac node needs to carry all the charge going down the diode chain and that going through all the parasitic capacitances. If all diodes are identical (and thus have identical capacitances), then this diode passes more charge through its capacitance *CD* than diodes below it, and thus needs to block higher voltage. (As shown in

Fig. 3-3a, $v_{D_i} = C_D \times q_i$, because $q_1 > q_2 > ... > q_M$, we have $v_{D_1} > v_{D_2} > ... > v_{D_M}$).

As shown in Appendix **E.2,** a closed form expression for the n-th diode voltages in Fig. 3-3a in terms of the bottom diode voltage v_{D1} can be found as:

$$
\frac{v_{Dn}}{v_{D1}} = \frac{1}{\sqrt{a(a+4)}} \left\{ \left(\frac{a+2+\sqrt{a(a+4)}}{2} \right)^n \left(\frac{a+\sqrt{a(a+4)}}{2} \right) - \left(\frac{a+2-\sqrt{a(a+4)}}{2} \right)^n \left(\frac{a-\sqrt{a(a+4)}}{2} \right) \right\}
$$
\n(3.1)

where $a = C_P/C_D$. We plot these voltages for different values of C_P/C_D in Fig. 3-**3b.** It can be seen that the diode closest to the common potential blocks the lowest voltage, and as the number of series diodes increases, the off-state voltage imbalance increases; in addition, when C_P/C_D gets bigger, the voltage imbalance gets worse.

The voltage imbalance suggests the switching loss among diodes is also imbalanced: the diodes closer to the ac node must carry higher capacitive switching currents and are charged/discharged to larger off-state voltages and thus exhibit higher loss. In stating this, we recognize that the currents carried through diode capacitances (and associated device voltage swings) induce significant loss in the diodes. These losses may be due to joule heating and/or may represent other loss phenomena, as observed with capacitance losses in other device types **[103-105].** Based on this, if each diode has a similar thermal path to ambient, then diodes closer to the ac node would show higher maximum temperature rises as well as higher off-state voltages than diodes closer to a dc potential. The experimental results "before compensation" in Fig. **3-8** and Fig. 3-9a in Section 3.4 demonstrate this predicted voltage and temperature imbalance.

3.3 Compensation techniques for achieving voltage balance

With the series diode connection, the charge going through each diode is different due to the presence of parasitic capacitance to the external environment at each connection node, Moreover, additional losses are introduced owing to the lossy nature of the device capacitances carrying the currents associated with these external parasitics. We can redistribute the charge flows through the diodes and mitigate some of the associated voltage imbalances and losses **by** adding low-loss external capacitors. Two related compensation techniques are proposed in this section.

3.3.1 Independent compensation

Figure 3-4a illustrates the first compensation technique, which we refer to as "independent" compensation. Taking Node 1 as an example, C_{p_1} draws charge from the node having voltage v_1 . Instead of providing this charge $q_{C_{p_1}}$ from D_2 , we can inject the charge directly to Node 1 through an additional capacitor $C_{c₁}$ connected between Node 1 and the ac node. In this way, we guarantee $q_1 = q_2$ thus $v_{D1} = v_{D2}$. The amount of charge needs to be injected as the diode voltage charges from zero to its **fi**nal off-state value v_1 is $q_{Cp1} = v_1 C_p$. Since, after compensation, C_{c_1} blocks $(M-1)v_1$, where M is the number of series-connected diodes (assuming after adding the compensation, all diode voltages balance), the required capacitance of C_{c_1} is $\frac{1}{M-1}C_P$. Similarly for Node n, we can inject the charge directly from the ac node to the nth parasitic capacitance through C_{c_n} .

These additional compensation capacitors solely provide charge to the corresponding parasitic capacitance, and can be independently adjusted. Their values are calculated as below.

$$
C_{c_1} = \frac{1}{M-1}C_P, ..., C_{c_n} = \frac{n}{M-n}C_P, ..., C_{c_M} = (M-1)C_P
$$
\n(3.2)

The lower and the upper bound of the compensation capacitances are $\frac{1}{M-1}C_P$ and $(M-1)C_P$ respectively. As M increases, the lower bound decreases approximately inversely with the number of series-connected diodes and is eventually limited **by** the smallest physical capacitance that one can accurately implement; the upper bound increases approximately linearly with the number of series-connected diodes and is limited **by** the increased losses and the load regulation effect associated with the total

Figure 3-4: Circuit diagram of two related compensation techniques (a) Independent compensation: adding compensation capacitors to each node. (b) Coupled compensation: adding compensation capacitors across each diode.

capacitance between the ac node and common [106]. A benefit of this technique is that each compensation capacitance may be selected/adjusted based on the voltage distribution impact at a single node. At the same time, each of the compensation capacitances blocks a different voltage making their implementation more cumbersome.

3.3.2 Coupled compensation

An alternative compensation approach is to add a low-loss capacitor across each diode to carry the charge for the parasitic capacitances. **A** benefit of this implementation, which we refer to as "coupled" compensation, is that each compensation capacitor blocks the same voltage; a disadvantage is that the charges going through them (and the capacitor values) are coupled. All the charges are carried by the top compensation capacitor, and they trickle down the chain to each parasitic capacitance. Consequently, the value of each compensation capacitor is a function of the parasitic capacitances of all of the nodes down the chain.

The capacitance of each compensation capacitor is calculated and listed in **(3.3).** C'_{n} provides the sum of charges for $Q_{C_{p_1}}, Q_{C_{p_2}},..., Q_{C_{p_{n-1}}}$. Since $Q_{C_{p_i}} = iV_1C_P, i =$

Figure **3-5:** Compensation capacitance required at each node normalized to parasitic capacitance *Cp.* The compensation capacitance required at any node should not be too small, as limited **by** the physically realizable capacitance, nor too big, as limited **by** the physical capacitor size and parasitics. These limits are conceptually illustrated **by** the two gray areas.

 $1, 2, \ldots, n-1$, the sum of the charges is

$$
V_1[C_P + 2C_P + \dots + (n-1)C_P] = \frac{n(n-1)}{2}V_1C_P
$$

Therefore

$$
C'_n = \frac{n(n-1)}{2}C_P
$$

$$
C_2' = C_P, ..., C_n' = \frac{1}{2}n(n-1)C_P, ..., C_M' = \frac{1}{2}M(M-1)C_P
$$
\n(3.3)

With coupled compensation, the largest required capacitance increases quadratically with the number of diodes in series.

3.3.3 Comparison

Figure **3-5** shows the compensation capacitances needed for each node or each diode in the two compensation implementations. One limiting factor in practical realizations is that a given compensation capacitance should be neither too small nor too large for practical implementation, as illustrated qualitatively with the two gray areas.

The total capacitive energy storage is identical in either implementation:

$$
E_{independent} = \sum_{1}^{M} \frac{1}{2} C_{c_n} V_{C_{c_n}}^2 = \frac{C_P V_1^2}{2} \sum_{1}^{M} n(M - n)
$$

$$
E_{coupled} = \sum_{1}^{M} \frac{1}{2} C'_n V_{C'_n}^2 = \frac{C_P V_1^2}{2} \sum_{1}^{M} \frac{n(n - 1)}{2}
$$

$$
E_{independent} = E_{coupled} = \frac{C_P V_1^2}{2} \frac{M^3 - M}{6}
$$

However, the facility with which such injection can be implemented with available components or PCB structures (in terms of capacitance values and voltages) will determine the best method to select in a given application. The independent method requires smaller capacitances but higher voltage rating of each compensation capacitor (one could use low-voltage capacitors in series, but it adds complexity in the physical layout of these capacitors). In the coupled method, each compensation capacitor is rated at the same voltage, but higher capacitances are required for larger number of stages. Often, the coupled compensation is easier to implement with discrete components or **by** PCB design.

In practical applications, the parasitic capacitances $C_{p_i}(i = 1, 2, \ldots, M)$ may not be equal as assumed above. However, the concept remains valid and the compensation capacitances can be calculated for the general case as well. See Appendix **E.3** for the detailed derivation of the compensation capacitances in the general case.

3.4 Experimental results

3.4.1 Setup and measurement techniques

The experimental setup is shown in Fig. **3-6.** Four **3.3 kV** GeneSiC diodes **(GAP3SLT33-** 214) are connected in series for each leg of a full-bridge rectifier. The rectifier is driven from a custom-built inverter and high-voltage transformer with an approximately trapezoidal voltage waveform at 600 kHz. The rectifier' outputs **3.6kV** and

Figure **3-6:** The full-bridge rectifier circuit for testing the compensation techniques. (a) measurement diagram showing divider capacitors and probes. **(b)** a photograph of the experimental test board.

 $20 \text{ mA } (P_o = 72 \text{ W})$ into a resistive/capacitive load. The details of the driving circuit and the load are described in Appendix **E.1.** We measure the voltages at four nodes on one leg of the rectifier using four Teledyne LeCroy PPE4KV probes, as shown in Fig. **3-6b.** For sensing, we add a **0.5 pF NPO** capacitor at each node as a divider capacitor to reduce the effect of the probe capacitance on the voltage distribution. We also add a capacitor divider and a probe adapter at all other nodes to minimize the differential effects of the probes at the four measurement nodes. **By** subtracting the voltage readings from four probes, we obtain four voltages that are proportional to the ac component of voltages across Diodes 1 to 4. In terms of voltage balancing, we only care about the ratio of these voltages instead of their absolute values. The **0.5 pF** NPO capacitor (C_{NP0}) and the probe capacitance (C_{Probe}) form a capacitor voltage divider. We note the probe reading as V_{Probe} and the corresponding node voltage as V_{node} , then $V_{node}/V_{probe} = C_{Probe}/C_{NP0}$. The probe capacitance is estimated to be **10.5 pF,** the sum of **6 pF** from the PPE4kV probe and 4.5 **pF** from the probe-to-board adapter. Therefore the diode off-state voltages are approximately 21 **(10.5/0.5)** times

Figure **3-7:** The estimated parasitic capacitance of each node to common (in blue) and the required compensation capacitance across each diode (in red). The capacitances are symmetric across the V_o -GND axis. We implement these using the available capacitors with the closest available capacitance values.

the peak-to-peak values of the measured voltages.

3.4.2 Implementation the compensation capacitance

Several **CAD** and **FEA** tools **[107]** are used to simulate the parasitic capacitances of the PCB layout in Fig. **3-6.** The process gives us a capacitance matrix consisting of a parasitic capacitance between every two nodes. We simplify the matrix down to only the capacitances between each node and common $(GND$ or V_o), as shown in blue in Fig. **3-7.** See Appendix **E.3** for detailed simulation and the simplification process.

We choose to implement the coupled compensation because of the availability of discrete capacitors at the required voltage rating. Following the concept in Section **3.3,** we can calculate the required compensation capacitances, shown in red in Fig. **3- 7.** See Appendix **E.3** for the detailed calculation process. In the experiments, we used Vishay Vitramon Quad HIFREQ series capacitors to obtain the closest discrete capacitances available: **0.5pF** (VJ1111DOR5VXRAJ), **1.5pF** (VJ1111DOR5VXRAJ

and VJ1111D1R0BXRAJ) and $3 pF (VJ1111D1R0BXRAJ)$ and VJ1111D2R0BXRAJ) respectively. These are **NPO** capacitors. They have low loss at high frequencies and small voltage dependencies. Generally, capacitors with small voltage dependencies and stable capacitance values are desirable; as such required capacitances are small, **NPO/COG** capacitor types are one good choice.

3.4.3 Experimental results

Figure **3-8** shows the temperature profiles of before and after compensation at three different locations in the rectifier (denoted as Nodes **A,** B and **C).** Nodes **A** and B mark two diodes closer to the ac node and Node **C** marks one diode closer to common. Figure **3-9** presents the divided-down and ac-coupled voltage waveforms across Diodes 1 to 4 before and after compensation. Each waveform is proportional to the actual off-state voltage of an individual diode.

Before compensation, Node **A** shows the maximum temperature rise in the rectifier (Node B is very similar), Node **C** remains **-20 °C** cooler than Nodes **A** and B. Correspondingly, in Fig. 3-9a the amplitudes of the diode off-stage voltages decrease in the order of Diode 4 to 1 and the worst-case discrepancy (i.e., the ratio of the maximum diode voltage over the minimum diode voltage) is **2.91.** This imbalance in temperature and voltage is especially undesired when the diodes closer to ac nodes reach a certain temperature $({\sim}80$ -90 $^{\circ}$ C at the package): thermal runaway [108] of the hotter diodes provides positive feedback that can greatly further worsen the discrepancy and overall performance.

After compensastion, **by** contrast, temperature at Node **A** and Node B reduces **by** $\sim 10\,^{\circ}\mathrm{C}$ and that at Node C increases - the diode temperature become more balanced. The temperature discrepancy between the hottest and the coldest diodes drops from **20 °C** to **7°C.** Moreover, the average temperature of Nodes **A,** B and **C** drops from **70 °C** to **64°C,** indicating decreased overall losses. Correspondingly in Fig. **3-9b,** the amplitudes of the off-stage voltages across Diodes 1 to 4 become more balanced and the worst-case discrepancy (ratio of highest to lowest off-state voltage) drops to **1.15.**

The above comparison coincides with the analysis in Section **3.2** that the voltage

Before compensation			After compensation		
Utin	в	Diode 4 Diode 3 Diode 2 Diode 1		в	Diode 4 Diode 3 Diode 2 Diode 1
Conditions	Node A (C)	Node B (C)	Node C (C)	Average (C)	Maximum Delta (C)
Before Compensation	77.8	76	56.1	~170	$77.8 - 56.1 \approx 20$
After Compensation	67.4	62.1	61	-64	$67.4 - 61 \approx 7$

Figure 3-8: Temperature profile before/after compensation. In both cases, the rectifier operates at **600** kHz and outputs **3.6 kV** at 20 mA **(72** W).

Figure **3-9:** Proxy (divided down and ac coupled) diode voltages (a) before and **(b)** after compensation. In both cases, the rectifier operates at 600kHz and outputs **3.6kV** 20 mA **(72** W). The voltage ratio of Diode **1** to 4 is **1 : 1.16 :** 1.94 **: 2.91** before compensation, and 1 **: 0.89 : 0.97: 0.87** after compensation. The worst-case voltage discrepancy as a percentage is $2.91/1 = 291\%$ and $1/0.87 = 115\%$.

imbalance is the main factor driving loss and temperature imbalances and resulting in increased maximum and average temperature rises in the rectifier when multiple diodes are connected in series. It also demonstrates the effectiveness of the compensation technique for substantially mitigating the voltage and temperature imbalance. See Appendix **E.3** for an accuracy analysis of the proposed methods.

 \Box

 \bar{z}

72

 $\frac{1}{2}$, $\frac{1}{2}$
Chapter 4

Design study of a second-generation high-voltage dc-dc power converter

The first flight of an electro-aerodynamic **(EAD)** propelled aeroplane (Chapter **6)** has proven the feasibility of an **EAD** propulsion system. For the next stage, the **EAD** team at MIT targets improving the performance of such a system and proving its practicality when used in missions.

The team has identified three directions to improve the performance of the propulsion system: more advanced thruster physics, more integrated system-level design and optimization, and improved high-voltage power electronics. We identify two major changes of the high voltage power electronics for the second-generation **EAD** system:

- **" A** high voltage dc-dc converter with higher performance, defined **by:**
	- **-** Higher output voltage at 40-60 **kV** or even higher.
	- **-** Similar output power of up to **500-600** W
	- **-** Higher specific power (thus lighter weight) above **1.5 kW/kg.**
	- **-** Similar **(85%)** or higher efficiency
- **"** An additional high voltage dc-ac inverter to power a separate dielectric-barrier

discharge ion source (discussed in Chapter **5).**

In this chapter, we explore ways to improve the specific power of the high-voltage dc-dc converter.

- **"** First, we incorporate insights learned about high voltage diodes in Chapter **3** in the design of voltage multipliers. This allows us to:
	- **-** Remove cooling fixtures and their associate weights
	- **-** Increase the switching frequency of the converter to 1 MHz, which further reduces the size and weight of passive components in the converter (inductor, transformer and capacitors).
- **"** Second, we explore more flexible high voltage transformer designs that may yield lower weight, including customized core size and core shape, different winding patterns, and various high voltage wires.
- **"** Lastly, we optimize the weight of the inverter, the transformer and the voltage multiplier stages comprehensively.

Section 4.1 presents updated analysis of the voltage multiplier stage with less-lossy diodes. Section 4.2 studies various contributors to the weight of the high voltage transformer in more details. Section 4.3 presents a comprehensive optimization of the three stages. **A** final design is selected for future construction.

4.1 Improved voltage multiplier design

High voltage diodes are a key limitation in building a high-frequency high-voltage converter at tens of **kV** and hundreds of watts, especially if we target increasing the switching frequency from **500kHz** to 1 MHz. In this section, we first discuss the selection of high voltage diodes that can switch at 1 MHz, then update the weight study of voltage multipliers with the selected diodes and improved weight model.

4.1.1 Lighter and less-lossy diodes at 1 MHz

In Chapter **3,** we tested **37** off-the-shelf diodes in a full-bridge rectifier switching at both **600** kHz and **1** MHz (we call these "single diode tests" in the following context). In these tests, each diode blocks **50%** of their rated voltage and carries an average current **5-10 %** of their rated dc current. We identified **17** of them with a maximum temperature rise lower than **100°C** at both frequencies. These diodes are promising candidates for the second-generation voltage multiplier.

We want to narrow down the selections to the diodes that are both lighter weight and less lossy. We use the temperature rises of each diode at **600** kHz and 1 MHz in the single diode tests as their loss metrics. We define a weight metric for each diode as the unit weight of the diode multiplied **by** the number of diodes needed in series to block a dc voltage *V* (with a **50%** derating on the rated diode blocking voltage) then the number of diodes needed in parallel to carry a dc current *I* (with a **10%** derating on the diode average forward current). Here we pick $V = 60 \text{ kV}$ and $I = 20 \text{ mA}$ to represent our high-voltage and low-current application.

Figure 4-1: The defined weight metric (lower is better) of each diode plotted against the defined loss metric at a) **600kHz** and **b)** 1 MHz for realizing an effective rectifier device for use at **60 kV** and 20 mA.

Figure 4-la and Fig. 4-lb plot the defined weight metric against the defined loss metric at **600** kHz and **1** MHz respectively. Each data point is labeled with the diode index. Diode No. **18** (X150FF3) is used in the 1st-gen high voltage dc-dc converter. Details of these diodes are listed in Table F.1.

We prefer diodes with a temperature rise $\leq 40^{\circ}$ C and a weight metric $\leq 20g$ at both frequencies (highlighted in green). We pick 40° C as the temperature rise limit because **1)** this temperature rise is likely a conservative estimate of the actual temperature rise of the diodes when connected in series and/or used in a multi-stage voltage multiplier where the diode current has higher rms then in a full-bridge rectifier; 2) when it is above 40°C, a heat sink is likely required. We pick 20 **g** as the weight metric limit because there seems a clear separation between 20 **g** and the next lightest diode. **All** the limits can be adjusted for other applications.

In addition, in Chapter **3** we also tested these diodes in the same full-bridge rectifier, but with each rectifier leg consisting of several diodes connected in series (each diode still blocks **50 %** of their rated voltage and carries an average current **5-10 %** of their rated dc current). Higher temperature rises are observed compared to the single diode tests, due to the imbalance in voltage distribution among the series-connected diodes. Diodes No.10 (Taiwan Semiconductor's **ESH1GM)** and **13** (ROHM's **RFU02VSM6S)** exhibit much severer temperature rise imbalance and voltage imbalance when connected in series, thus are removed.

We narrow down to **5** diodes (No. 2, **5, 8, 11, 17)** as candidates, which are Infineon's **C3D107060Q,** GeneSiC's **GB01SLT12** and GAP3SLT33-214, Taiwan Semiconductor's **UF1GLW** and Dean Technology's HVEF8P.

4.1.2 Improvements on the voltage multiplier weight study

We still consider 4 typical voltage multiplier (VM) topologies (Fig. 4-2) as in Chapter 2: half-wave (HW) and full-wave (FW) Cockroft-Walton (CW) and half-wave (HW) and full-wave (FW) Dickson.

Two updates are made on the basis of the analysis in Chapter 2 and are discussed in order in this section:

* Improving the accuracy of the weight model of the VMs **by**

Figure 4-2: Four basic voltage multiplier topologies (a) Half-wave Cockcroft-Walton, **(b)** Half-wave Dickson, (c) Full-wave Cockcroft-Walton and **(d)** Full-wave Dickson

- **-** Estimating the VM weight as the sum of that of the capacitors, the diodes and the printed-circuit board.
- **-** Implementing each capacitor and diode with discrete components (diodes in Section 4.1.1 and selected capacitors in Table. **D.2)** and calculating the weight, rather than estimating the weight with extrapolated relationships.
- Estimating the loss of the VMs and using this in the design of the front-end stages of the converter.

Updated weight estimation of voltage multipliers

The weight of a voltage multiplier (VM) is estimated as the sum of that of the capacitors, the diodes and the printed circuit board (PCB). We consider using a PCB because **1)** many candidate diodes and capacitors are surface mount, 2) a PCB offers faster prototyping and more robust structures, which are preferred for the secondgeneration **EAD** aeroplanes.

Figure 4-3a compares the overall weight of 4 VM topologies when designed to output 30 kV and 300 W at different input voltages. We consider a uni-polar n -stage VM for all topologies $(n = 1, 2, ...)$. An *n*-stage full-wave VM provides *n* voltage gain and an n-stage half-wave VM provides 2n voltage gain. **All** designs are at 1 MHz and hold the output voltage ripple to less than **100** V and produce a capacitor charging loss less than **5%.** See the details of the weight study process in Appendix F.1.

Figure 4-3: a) Overall weight, **b)** percentage of the capacitor weight in the overall weight of the 4 voltage multiplier topologies. c) normalized total capacitor weight and normalized total energy stored in capacitors of full-wave cockcroft-walton multipliers.

At the design point, when the required voltage gain is lower than 4, there are no

data points for half-wave topologies because only full-wave topologies are available this is due to diodes in half-wave topologies block twice the input voltage and no available high-voltage diodes are found for them. When the required voltage gain is higher than **15,** half-wave topologies yield lower total weight (because they provide the same voltage gain with a halved number of stages, and a further halved flying capacitor count, compared with their full-wave counterparts). When the required voltage gain is between 4 and **15,** there is no clear trend that one topology is consistently better or worse than others.

Figure 4-3b shows capacitors account for 40-90 **%** of the overall weight and in general, the percentage increases as the required voltage gain increases, corresponding to higher number of stages.

The weight study in Fig. 4-3 shows more discreteness compared to that shown in Chapter 2. One reason is that in Chapter 2, we use extrapolated linear relationships to estimate the capacitor weight whereas here we select the lightest discrete capacitor to implement each flying/output capacitor. As an example, we plot the discrete weights of 4 capacitors in the same series and their extrapolated weight relationship in Fig. 4- 4. The linear extrapolation "balances out" the heavier and the lighter individual capacitor in this group. Thus, "hand-picking" the lightest individual capacitor may offer significant weight benefits despite increased engineering complexity.

Figure 4-4: Extrapolation among 4 discrete capacitors in KEMET C1206CXXX-**JDGACTU** series where XXX represents the capacitance **(101, 151,** 471 and 102). **All** 4 capacitors are in the same size (surface mount **1206).**

Figure 4-3c shows normalized energy stored in capacitors and normalized total

weight of capacitors (estimated **by** either discrete capacitors or extrapolated weight relationships as in Chapter 2) of the full-wave cockcroft-walton topology. **All** data is normalized against that of the single-stage VM. The extrapolated normalized capacitor weight increases as the voltage gain in a similar trend to the normalized total capacitor energy. However, **by** implementing each capacitor with the most appropriate discrete capacitor, we can estimate the weight with higher accuracy and access lighter weights especially when the required voltage gain is high (where capacitors account for most of the overall weight).

Loss **model of the voltage multiplier**

Table 4.1: Voltage gain, load regulation impedances *RLos,* in **SSL** and estimated loss of 4 voltage multiplier topologies as a function of the number of stage *n* (we assume all flying capacitances as C_{odd} , all output capacitances as C_{even} , the switching frequency as f_s , the diode forward drop as V_D , and the diode switching loss as P_{sw} .)

We estimate the loss of the VMs **by** summing up the capacitor charging loss and the diode losses. Table 4.1 lists the estimated loss of 4 topologies as a function of the number of stages *n.* The capacitor charging loss is calculated as the loss on the load-regulation impedance *RLoss* when the VM operates in the slow-switching-limit **(SSL)** region, the same as derived in Chapter 2.

The diode switching loss may be derived theoretically for general cases. Here we use the experimentally measured loss data when these diodes are tested in a fullbridge inverter at 1 MHz. The estimated loss of the VMs is **highly** subject to the diode chosen and shows no clear dependency on the number of stages n (if using the same diode across all designs, when n increases, the conduction loss increases linearly, however each diode blocks a lower voltages therefore its switching loss reduces).

The developed weight and loss model of the voltage multipliers are used in optimizing the converter in Section 4.3.

4.2 Updates on high-voltage transformers

A transformer is an essential mean to provide large step-up gain and galvanic isolation in a high voltage converter. In this section, we identify 2 factors affecting the achievable weight and specific power of a high-voltage transformer: available highvoltage wires and core sizes. Core shapes and winding pattern show some, but not significant, effects on the achievable weight.

Section 4.2.1 explores high voltage wires and their effect on the transformer weight. Section 4.2.2 analyzes the effect of the core sizes, shapes and winding patterns. The analysis in this section will be used in Section 4.3 for a systematic optimization of the high-voltage dc-dc converter.

4.2.1 High voltage wires

Unlike low-voltage wires, high voltage insulated wires are offered at limited sizes and voltage ratings. The insulation jackets also take up the window area of the transformer core and add to the total weight. Therefore, available high-voltage wires limit the design of a lightweight high-frequency high-voltage transformer. In this section, we discuss in order the limitation of wire size, single strand conductor size, insulation jacket, and their effects on the transformer weight.

In a time-limited search, we survey **50** high voltage wires from Teledyne Reynolds rated between $3-40$ kV, and \sim 140 triple-insulated wires from Rubadue. Both single conductor wires and litz wires are surveyed. The wires from Rubadue are all rated at 1 **kV** or **1.5kV** on their datasheets but have a breakdown voltage ranging between 4.5-13kV, presumably because they are rated following different compliance requirements. In the following analysis, we assume the dc rated voltages of Rubadue wires to

be **25%** of their breakdown voltages, i.e. **1.125-3.75kV** (one of the wires with **13kV** breakdown voltage was tested at **4kV** with no issues. Here we make this assumption to access higher voltages without running into severe risks of arcing or breakdown). Wires from other makers, such as **AXON [109]** and Druflon **[110],** could be included for future research.

As labeled in Fig. 4-6, for litz-wire-based high voltage wires, we refer the "wire size" as the equivalent size of the litz bundle, and "the single-strand conductor size" as the litz wire size; for single-conductor high voltage wires, we refer both the "wire size" and "single strand conductor size" as the size of the conductor.

Figure 4-5: Diagrams of (a) Litz wire and **(b)** single conductor wire.

Figure 4-6: (a) Wire gauge, **(b)** single strand conductor gauge and (c) insulation jacket thickness of surveyed high voltage wires at various voltage ratings.

Wire size

We find that the smallest available wire size increases with the wire rated voltage (Fig. 4-6). Between **1-3kV,** the smallest offered wire is AWG 40; between **3-25kV,** it is around AWG **28** (AWG **29** to AWG **26);** above **25kV,** it is AWG 20. There is no available wire rated higher than 40kV.

We consider the average current carrying capability of these wires **-** assuming the current carried **by** the wire is evenly spread across the cross-section of either the litz bundle or the single conductor (we ignore the proximity effect or the skin effect that cause the current crowding at the surface of a conductor for now). The currents carried **by** AWG 40, AWG **28** and AWG 20 wires are **25** mA, **0.6 A** and **3.9 A** respectively at an average current density of $500 \,\mathrm{A/cm^2}$, which is a rule-of-thumb for designing transformers with reasonable copper losses. For high voltage and lowmedium power applications, for example, consider a transformer outputting **10 kV** and **500** W with a secondary current of **50** mA: if we want to use wires rated at or above **10 kV** (preferred for safety reasons and insulation purposes), the smallest wires we can get are AWG **28** wires which can carry **600** mA. We will be using them inefficiently at a lower current density **-** the wire takes up space and adds to the weight; if we use wires rated lower than **3kV,** we can get wires that are designed to carry **-50** mA and fully utilize the wire's copper area, but face increased risk of arcing and engineering complexity (such as sectioning the windings and designing additional insulations).

Single strand conductor size

Similarly, we find smallest single strand conductor sizes of high voltage wires also increase with the wire rated voltage (Fig. 4-6b). For high-frequency designs, it is preferred to use a single strand conductor size at or smaller than the skin depth **[111]** because larger sizes increase copper losses owing to proximity effect, takes up more window area and adds to the total weight. The higher the frequencies and the voltage, the fewer the wire options, thus more limitations on the designs of such a transformer.

Insulation jacket

The secondary wire insulation jackets are commonly made in various fluoropolymer compounds **(TEFLON,** TEFZEL, etc), silicones, and others. The effective dielectric strength of these materials seems not necessarily consistent when used in high voltage wires **-** this makes the insulation thicknesses, though generally increasing with voltage, vary even for wires rated at the same dc voltage from the same manufacturer (Fig. 4-6c). For example, **18kV** wires have an insulation thickness range between **0.3-0.65** mm, corresponding to an effective dielectric strength between **30-60** kV/mm.

In the transformer designed for the 1st-generation high voltage dc-dc converter, which converts **500** V in amplitude to **7.5kV,** the insulation jacket of the secondary wire accounts for $\sim 15\%$ of the transformer weight. Thus thinner jacket thickness is preferred from the weight perspective.

Effects on the weight

All three limitations mentioned above are mismatched across available wires. For example, the wire with the smallest wire size in Fig. 4-6a does not have the smallest litz size in Fig. 4-6b or the thinnest jacket thickness in Fig. 4-6c. Therefore, the compounded inefficiencies of three factors may result in additional weight, and designing a high-voltage transformer with the most appropriate off-the-shelf wire or with customized wires (if possible) is preferred.

Figure 4-7 shows a comparison of transformer weights (Fig. 4-7a) and current density of secondary wires (Fig. **4-7b)** when a transformer is designed using off-theshelf wires or customized wires with two effective dielectric strengths **(30** kV/mm and 40kV/mm). The transformer converts **500V** in amplitude to **1-20kV** in amplitude at **1** MHz and outputs **600** W. Four assumptions made across designs are: **1)** consider only Ferroxcube off-the-shelf core sizes; 2). use Ferroxcube 3F46 as the core materials; **3)** secondary wires are rated at **6** times the layer-to-layer secondary voltages; 4) for customized wires, use AWG48 as both the minimal available litz size and the minimal available wire size. The current density refers to the average current density of the wire assuming uniform distribution and ignoring skin or proximity effect.

Figure 4-7: (a) Transformer weight and **(b)** secondary peak current density of high voltage transformers designed with off-the-shelf wires or customized wires.

We conclude from these results that when the secondary voltage is below **5kV** in amplitude, the weights are not significantly different **by** using either wire. As the secondary voltage increases, the transformer weight increases discretely **-** this is a compounded effect of both the wires and the core sizes (the latter will be discussed in Section 4.2.2). Comparing across different types of wires, off-the-shelf wires are used at a much lower current density, taking up the winding space, driving up the core sizes and yielding heavier designs compared to the customized wires. Similarly, comparing across different effective dielectric thickness, customized wires with a higher effective dielectric strength yield lower weights.

4.2.2 Core sizes, shapes and winding patterns

As shown in Fig. 4-7a, the transformer weight increases discretely with the secondary voltage. This is mainly because manufacturers offer limited and discrete core sizes which fit general designs but may not be optimized for high voltage designs. In this section, we discuss the limitation of transformer core sizes, shapes, winding patterns, and their effects on the transformer weight.

We survey off-the-shelf E-type ferrite cores from Ferroxcube, including squarelegged cores **(EE, EFD** cores) and round-legged cores (RM, ER, **EC, ETD, PQ** cores). We find that fewer cores are offered in more sparse sizes when the core volume is bigger than 20 **cm3 ,** presumably because soft ferrite cores used in their typical applications are small in sizes (low-medium power low-voltage applications where the switching frequency is between hundreds of kHz and several MHz).

EE (Fig. 4-8a) and ER cores (Fig. **4-8b)** with customizable sizes are considered in the study. **EE** cores are easy to machine and customize; ER cores are favorable for high voltage designs because they have fewer sharp corners. For both core shapes, we assume that each side leg has half the cross sectional area of the center leg. For ER cores, we also compare center-leg winding and double-leg winding (Fig. 4-8c).

Figure 4-8: (a) EE cores and (b) ER cores (c) front-view of center-leg (left) and double-leg (right) winding considered in the weight study.

Figure 4-9a compares transformer weight when designed using off-the-shelf cores or customized cores. We hold the same assumptions as the study above and design the transformer to convert 500 V in amplitude to $1-20 \text{ kV}$ in amplitude at 1 MHz and outputs 600 W. To separate the effect of the wires, we consider using customized wires with an effective dielectric strength of 30 kV/mm across all designs (thus the data with asterisks in Fig. 4-9 corresponds to the data with circles in Fig. 4-7).

As the secondary voltage increases (especially above $\sim 10 \,\mathrm{kV}$ in amplitude), bigger cores are needed to accommodate the increasing number of secondary turns and the increasing volume of insulation - this is when customized core sizes become more

Figure 4-9: (a) Transformer weight and **(b)** percentage of core weight in the transforer weight when designing high voltage transformers with off-the-shelf cores or customized EE/ER cores.

beneficial as there are fewer and more sparse off-the-shelf core sizes. Among the customized designs, as the voltage increases, the copper and the insulation takes up more and more of the weight, the percentage of the core weight reduces from **60%** to **50%** as the voltages increases from **0-5 kV** to **15-20 kV** in amplitude (Fig. 4-9b).

Figure 4-9 also suggests different core shapes **(EE** and ER) and different winding patterns (either center-leg winding or double-leg winding) have some but not much influence on the achievable transformer weight.

In summary, the achievable weight of the transformer, especially in high-frequency high-voltage and low-medium power applications ($\geq 500 \text{ kHz}$, $\geq 10 \text{ kV}$ in amplitude and hundreds of watts), depends on the available high voltage wires and core sizes but not so much on the core shapes and winding patterns. With customization, a transformer weighing **10 g/kV** appears possible for an **5-20 kV** in amplitude **600** W output from an input of **500V** in amplitude.

4.3 System optimization

Different distributions of voltage gains among the inverter, the transformer and the voltage multiplier (VM) can result in different overall weights of the high voltage dc-dc converter. In this section, we incorporate the improved weight study of voltage multipliers in Section 4.1 and that of high voltage transformers in Section 4.2, and comprehensively design the three stages to minimize the overall weight of the converter while maintaining a good efficiency.

Section 4.3.1 describes the optimization methods and Section 4.3.2 presents the simulation results of the overall weight of the converter.

4.3.1 Optimization methods

For the overall converter topology, we consider

- **" A** full-bridge series-parallel resonant inverter **[86,87]** because: **1)** it can incorporate the parasitic capacitance from the high voltage transformer; 2) it provides a factor of 2 in the voltage gain with negligible weight gain; **3)** it shows high efficiency in both light load and heavy load; 4) it has a series capacitor to block dc voltage and thus prevent saturation of the transformer.
- **" A** transformer containing X secondaries, and the turns ratio of the primary and each secondary is $1 : \frac{K}{X}$. Each secondary is connected to a bi-polar voltage multiplier (VM) with each polarity providing a voltage gain of Y. The outputs of each multiplier are then connected in series as the full output voltage.
- **"** Half-wave and full-wave cockcroft-walton multipliers as the VM topology because of their ease of implementation. Each diode in the voltage multiplier can be a single diode or several diodes in series.

We consider both multi-secondary transformer and connecting several diodes in series so that we can design the voltage multipliers with the identified low-voltage diodes, which may yield lower weight and lower losses. Figure 4-10 shows the schematics of the converter configuration to be optimized.

Figure 4-10: Schematics considered in the optimization of the high voltage dc-dc converter. It shows half-wave voltage multiplier as an example implementation.

In this study, we consider V_{DC} =200 V, V_o =60 kV and P_o =600 W. This operating point is preliminary at the time of the thesis and may be refined as the system optimization of the aircraft continues. The weight study presented here also feeds into the aircraft optimization.

The overall weight of the converter is the sum of that of the resonant inductor L_s , the transformer and the voltage multiplier. The optimization process is:

• Select a set of operation variables: the resonant tank quality factor **Q,** the tank natural frequency f_0 , the series and parallel resonant capacitance ratio $A = C_P/C_S$, and the equivalent transformer step up ratio K , and the voltage multiplier voltage gain Y. The tank parameters (voltage gain **G,** maximum inductor current $I_{L_{max}}$, inductances and capacitances L_S , C_S , C_P), the transformer primary voltage V_{Pri} and equivalent secondary voltage V_{Sec} can then be calculated. We keep the sets that satisfies $V_{DC} \times G \times K \times Y \in [60kV, 1.05 \times 60kV])^1$. To simplify the design, we assume the number of transformer secondaries X only affects the voltage multiplier weight but not the transformer weight (i.e., a one-secondary transformer converting V_{Pri} to V_{Sec} weighs the same as a twosecondary transformer with each secondary producing $0.5V_{Sec}$).

- **"** Design the lightest weight voltage multiplier: we consider the number of transformer secondaries X from 1 to 5. At each X , we design the VM to provide a voltage gain of Y at an input of $\frac{V_{Sec}}{X}$ and times the weight by X. Then we select the lightest VM design across X . The loss of the VM is also calculated and fed to the design of the transformer.
- Design the lightest weight transformer that converts V_{Pri} to V_{Sec} and satisfies a set of constraints on efficiency, temperature rise and packing factor. The transformer output power is the sum of P_o and the loss of the VM.
- Design the lightest inductor, given the inductance and maximum current, that satisfies a set of constraints on efficiency, temperature rise and packing factor.
- Sweep all sets of operating variables and find the combination that yields the lightest overall weight. The design space we explored is: $1 \leq Q \leq 5$, $0.1 \leq A \leq$ 0.5, $f_0 = 1$ MHz, $5 \le K \le 40$, $2 \le Y \le 40$.
- * Refine the transformer design **by** checking its parasitics and insulation designs: **1)** if the leakage inductance of the transformer is not negligible compared with *L.,* then redesign the inductor; 2) the parasitic capacitance of the transformer should be smaller than C_P . If exceeded, each secondary should be sectioned; **3)** if transformer secondaries are biased at different potentials due to the series connection at the output of each voltage multiplier, additional insulations are added between adjacent secondaries.

 $\frac{1}{2}$ We set *K* and *Y* as free variables to start with because it is used to calculate the tank gain *G*.

4.3.2 Optimal weight and voltage gain distribution

In this section, we provide a conservative design that balances the engineering risk, development time and the project timeline. We set several limits to ensure the practicality of the design: **1).** use single diode with the necessary voltage rating and not consider connecting several diodes in series as an equivalent high voltage diode; 2) for the transformer, we consider off-the-shelf core sizes with center-leg winding and off-the-shelf high voltage wires.

For future designs, especially for higher output voltage, we can relax the limits to: **1)** consider connecting several diodes in series as an equivalent high voltage diode but limit the number of diodes in series to **3;** 2) for the transformer, we consider customizing core sizes with center-leg winding and remain using off-the-shelf high voltage wires. The upgraded design will likely provide higher specific power because **1)** as mentioned in Section 4.2, customized core can yield lower weight; 2) for higher output voltage, multiple low-voltage transformer secondaries driving multiple low-voltage multipliers may be heavier than one high-voltage transformer secondary driving one high-voltage voltage multiplier due to added insulation between secondaries and added supportive materials such as PCB.

Figure 4-11a plots the weights of the voltage multiplier, the transformer and the overall converter against the equivalent transformer secondary voltage in amplitude $(V_{Pri}\times K$, the sum of voltages of all secondaries). As this voltage increases, the voltage multiplier weight decreases due to fewer stages (despite more secondaries) whereas the transformer weight increases due to higher turns ratio and more secondaries.

Across most designs, diode HVEF8P (an **8kV 30** mA Si high voltage diode, **No.17** in Fig. 4-1b) is selected because of its light weight and high blocking voltage. It sets each secondary of the transformer to only output up to 4kV in amplitude, **50%** of the rated voltage of HVEF8P (Fig. 4-11b). The overall weight reaches a minimum at around 4kV in amplitude with one transformer secondary. In these designs, the voltage multipliers are all a bipolar full-wave cockcroft-walton multiplier with each polarity containing **8** stages. Such a high number of stage may introduce higher

Figure 4-11: (a) Weights of the transformer, the voltage multiplier and the overall weight change against equivalent transformer secondary voltage in amplitude $(V_{Pri} \times K$, the sum of voltages of all secondaries) and (b) the number of transformer secondaries vs the equivalent secondary voltage.

engineering risk (such as unbalance heating between stages). To mitigate the development risk, we finalize the design at the next lightest weight group (two transformer secondaries, each output $-4kV$ in amplitude, yielding an equivalent transformer secondary voltage $\sim 8 \,\mathrm{kV}$ in amplitude). The voltage multiplier is a bipolar full-wave cockcroft-walton multiplier with each polarity containing 4 stages.

We also find that the overall weight reaches minimal when the tank gain **G** is **1.5** to **3.5,** corresponding to a tank quality factor **Q** of **1** to 2 and the transformer primary voltage between 400 and **700V** in amplitude. This is consistent with Chapter 2.

Figure 4-12 shows the final design and Table'4.2 lists the specifications. The design weighs $300\,\mathrm{g}, \, \sim 40\%$ in transformer, $\sim 30\%$ in the voltage multiplier, and $\sim 30\%$ in the inverter with the inductor. The simulated efficiency of the converter is **89%.**

If we consider an overhead of **100 g,** the design still yields a specific power of **1.5kW/kg.** This overhead is a rough estimation to account for **1)** potential redesign of the inductor to achieve voltage regulation across a range of input voltages; 2) potential underestimation of the parasitic capacitance from the transformer and the diodes. If happens, we may add more sections in the transformer secondary; if the actual

parasitic capacitance is at a similar level as the magnetizing impedance, we may also consider increase the primary number of turns; both measures would add additional weight to the transformer; **3)** weight of solder joints on the voltage multiplier PCBs.

Figure 4-12: Final design of the second-generation high voltage dc-dc converter.

 \mathcal{L}^2

 \bar{z}

Table 4.2: Final design of the second-generation high voltage dc-dc converter tf Another possible core is **EC52** in Ferroxcube 3F46 material. Turns ratio is **5:125.** Estimated from the 1st-generation converter.

t FWCW VM is short for full-wave cockcroft-walton voltage multiplier.

 $\hat{\boldsymbol{\beta}}$

Part II

Lightweight High-Voltage AC Power Conversion

96

 $\hat{\mathcal{A}}$

 ~ 100

 $\mathcal{L}^{\text{max}}_{\text{max}}$

 $\sim 10^7$

Chapter 5

Lightweight high voltage inverters for dielectric-barrier discharge

As identified in Chapter **6,** one way to improve the efficiency and the practicality of the electro-aerodynamic **(EAD)** propulsion technology is to increase the efficiency of the ion source. Collaborative work **by** the author and colleagues in **[7]** (see Chapter **6** for details) reveals that adding a separate dielectric-barrier-discharge (DBD) ion source in addition to the corona-discharge ion source can improve the thrust generation and thus the performance of **EAD** thrusters **[1,6].** In this chapter, we call this DBD-corona combined thruster as a "decoupled thruster".

A wide range of high voltage ac waveforms or pulses (including different shapes, frequencies, amplitude, etc) can be used to generate the DBD [12, **26].** How they affect the efficiency of the thrust generation is unclear and being studied **by** the MIT **EAD** team. They also largely affect the weight of the converters required to power the DBD, which in turn influences the overall performance of the **EAD** propulsion system. Thus, the development of the high voltage inverter or pulse generator needs to be tightly integrated with the characterization of the decoupled thruster.

The goal of this chapter is to **1)** quantify the achievable weight and specific power, defined as power delivered per unit of weight **(kW/kg),** of commonly used high voltage converters for DBD applications. 2) develop and demonstrate lighter-weight converters to power the DBD and the decoupled thruster.

As mentioned in Chapter **1,** the topologies of high voltage inverters for DBD applications generally fall into two categories, as shown in Figure **5-1:**

Figure **5-1:** Simplified diagrams of two topology categories of high voltage inverters/pulse generators for DBD (a) resonant topologies and **(b)** non-resonant topologies.

- **"** Resonant topologies where the inductance in the system resonates with the capacitances in the system near the DBD frequency.
- **"** Non-resonant topologies where an inverter operates as a voltage source and "hard charges" the DBD capacitive load. The dc-dc stage is usually present for higher voltage gain, regulation and/or isolation purposes. The switching frequency of the dc-dc converter can be much higher than the DBD frequency. The same copies of the converter can be stacked in series at the output to achieve a higher voltage, and/or to form a multi-level output waveform.

Section **5.1** and **5.2** estimates the achievable weight of an example converter in each of the topology category. In these sections, we study the weight of the converters in the following range and identify how it changes against each operating parameter:

- DC input voltage, V_{DC} , from 100-400 V
- DBD voltage amplitude, V_o , from 1-10kV, DBD frequency, f , of 1-100 kHz, DBD power, P_o , of $10-1000 \text{ W}$

A preliminary set of requirements on the converter to drive the decoupled thruster, as identified in Chapter 6, is to produce a $\pm 4 \,\mathrm{kV}$ 10 kHz ac power supply that can deliver \sim 200 W to the DBD load. A specific power of 2 kW/kg is desired based on the system weight budget for a second generation **EAD** aircraft. Following these specifications, Section **5.3** proposes three lightweight converter designs: a) high-frequency transformer based converter with frequency conversion; **b)** high-frequency transformer based converter with burst-mode control; c). switched-capacitor multi-level inverter based solution. Section 5.4 demonstrates the latter two proposed approaches with experimental results. The work on switched-capacitor multi-level inverter is collaboratively done with Suzanne O'Meara and is continued **by** her as part of her Master of Engineering thesis.

5.1 Resonant topologies

As an example implementation of resonant topologies, we choose a parallel resonant tank cascaded with a transformer (Fig. **5-2)** and study its weight and specific power. The resonant inductance *L* is a standalone inductor. The resonant capacitance *C* is a combination of the DBD capacitance, the transformer parasitic capacitance, and/or external capacitors. *L* and *C* resonate at the DBD frequency *f.*

The weight of the converters based on resonant topologies is dominated **by** magnetic components, i.e. the inductor and/or the transformer, especially at low DBD frequencies. Therefore in this section, we approximate the total weight of the converter as the weight of the magnetics.

Section **5.1.1** studies the lightest achievable weight of the resonant inductor. We analyze how the weight of the inductor changes with four operating parameters: *f,* V_{in} , *G*, and *P_T*. *f* is the tank resonant frequency (same as the DBD frequency); V_{in} is the sinusoidal exciting voltage $(V_{in} = 4/\pi V_{DC})$; *G* is the tank gain $(V_T/V_{in}$, where V_T is the sinusoidal output voltage at resonance); P_T is the output power of the tank.

Figure **5-2:** An example implementation of resonant topologies.

Section **5.1.2** studies the lightest achievable weight of the transformer changing with f , V_T , V_o , and P_o . V_T and V_o are the sinusodial input and output voltage respectively. f and P_o is the DBD frequency and DBD power respectively.

Section **5.1.3** combines Section **5.1.1** and **5.1.2** and find the lightest achievable weight of all magnetics when varying V_{in} , V_o , f and P_o .

In each of the sub-sections, the weight study is a four 1-dimension study. **A** more informative study would be a 4-dimension study, which was not pursued due to limitations on time and computational power.

The essence of the weight study for both the inductor and the transformer is: for each operating point, a range of designs are swept. **All** designs are passed through a set of fixed constraints (including efficiency, thermal and physical constraints) and the lightest design satisfying all is selected. Then we sweep the operating conditions to see how the lightest design changes with each operating parameter.

Appendix **G.1** includes more details about the weight study method and all simulated designs in this section. Below we only present and interpret the weights of these designs.

5.1.1 Inductor

The inductance, *L,* and the airgap, **g,** of the resonant inductor in Fig. **5-2** are calculated based on V_{in} , G , f and P_o . See Appendix $G.1$ for derivations.

$$
L = \frac{GV_{in}^2}{4\pi f P_o}, I_{L_{max}} = \frac{2P_o}{V_{in}} \tag{5.1}
$$

$$
B_{max} \simeq \frac{\mu_0 N I_{L_{max}}}{g}, g \simeq \frac{\mu_0 A_c N^2}{L} \tag{5.2}
$$

Substituting **(5.1)** in **(5.2),** we have

$$
B_{max} \simeq \frac{GV_{in}}{2\pi f A_c N} \tag{5.3}
$$

Where A_c is the cross-sectional area of the core, N is the number of turns, $I_{L_{max}}$ is the maximum inductor current and *Bmax* is the maximum flux density.

Figure 5-3 shows the lightest achievable weight of the inductor changing with V_{in} , G, f and P_T .

Figure 5-3a suggests that as *f* increases, the weight at first decreases sharply, then hits a plateau and decreases slowly. This is because the inductor is first saturation limited (in this example, <25kHz), then loss limited (25-400 kHz), then temperature limited (>400 kHz). This general trend is consistent with other inductor designs sized vs. frequency **[103].**

Figure **5-3b** shows that the weight increases linearly with voltage gain **G. All** designs are saturation limited, higher gain results in more windings *N* and a bigger core (larger A_c) to maintain the same B_{max} as shown by (5.3).

Figure 5-3c shows that the weight increases with P_T . Higher power increases the inductor current linearly (see **(5.1)),** driving up the copper loss and the temperature. **A** bigger core is needed to dissipate the loss, which in turn drives up the core loss. **A** balance is reached when a core size can accommodate both the loss and the temperature limit.

Figure 5-3d suggests that the weight increases with V_{in} . Similar with Fig. 5-3b, the

Figure 5-3: Weight of the resonant inductor as functions of (a) f , (b) G , (c) P_T , and (d) V_{in} . When sweeping one variable, the others fix at $V_{in} = 100 \text{ V}$, $G = 4$, $f =$ 10 kHz, $P_T = 200$ W.

designs are saturation limited **-** more windings and a bigger core are needed at higher V_{in} (see (5.3)). The difference is that higher V_{in} yields a smaller inductor current (see (5.1) and thinner wires can be used (in fact, the discontinuity at $V_{in} = 60 \text{ V}$, 100 V and **180** V is because of using a smaller wire.).

5.1.2 Transformer

The transformer satisfies the electrical requirements defined by V_T , V_o , f and P_o :

$$
\frac{N_s}{N_p} = \frac{V_o}{V_T} \tag{5.4}
$$

$$
B_{max} \simeq \frac{V_T}{2\pi f N_p A_c} \tag{5.5}
$$

Where A_c is the cross-sectional area of the core, N_p and N_s are the number of primary and secondary turns respectively, B_{max} is the maximum flux density.

Figure 5-4: Weight of a high voltage transformer as functions of (a) f , (b) V_T , (c) V_o and (d) P_o . The red asterisk marks the same reference point: $V_T = 400 \text{ V}$, $V_o = 4 \text{ kV}$, $f = 10$ kHz, $P_o = 200$ W.

Figure 5-4 shows the lightest achievable weight of a high voltage transformer changing with V_T , V_o , f and P_o . See Table. G.4 for the details of all simulations.

Figure 5-4a shows that the weight decreases with *f* but the trend saturates at high frequency. Similar as in **[111],** this is because the product of the window area and the cross-sectional area (thus the core size) of the transformer reduces as the frequency increases. The transformer is saturation limited at low frequency and loss/temperature limited at high frequency.

Figure 5-4b suggests that the weight increases as V_o . High V_o means high turns ratio and a larger number of secondary turns N_s , therefore a bigger core is required to fit the windings. This trend is more than linear at even higher voltage because a larger portion of the window is taken **by** insulation materials.

Figure 5-4c suggests that the weight increases with P_o but does not strongly depend on it. This is because: 1) the increase in P_o here only means an increase in the primary and secondary current (not V_T and V_o). 2) the increased current results in an increase in the current density of the wire and the copper loss, but not the wire size¹. 3) at $f = 10$ kHz, all designs are saturation limited and the core size is set by the saturation limit. Therefore, core size, wire size and number of turns do not have big changes as P_o increases.

Figure 5-4d suggests that weight increases with V_T . These designs are saturation limited therefore more windings and a bigger core are needed at higher V_T (eq. (5.5)).

5.1.3 Overall converter

The weight of the converter is approximated as the sum of that of the inductor and the transformer. We assume $P_T = P_o$ for simplicity². For each operating point defined by V_{in} , V_o , f and P_o , the intermediate voltage V_T is swept between $2V_{in}$ and $V_o/2$ and the lightest design is selected.

Figure **5-5** shows that the lightest achievable weight of all magnetics decreases with f , increases with V_o and P_o . These are the compounded effect of both inductor and the transformer. It also suggests that the weight remains almost unchanged with V_{in} – the tank gain of these designs remains at 2, higher V_{in} results in a heavier inductor, but it also drives V_T higher, which reduces the transformer step-up ratio and yields to a lighter transformer.

Mirroring Fig. **5-5,** the achievable specific power is plotted in Fig. **5-6.** The specific power as a function of V_{in} was not plotted since the weight does not change much with V_{in} . To drive a DBD at 10 kHz , 4 kV and 200 W (the preliminary requirement of

^{&#}x27;As explained in Appendix G.1.4, the litz wire diameter is set **by** the maximum of either twice the skin depth or the minimal available litz wire. At $f = 10$ kHz, the litz size is set to twice the skin depth. Since $V_o = 4$ kV, the secondary current is small and the litz size is much larger than needed to carry the current.

²This is reasonable because we constrain the transformer loss to be **< 5%.**

Figure **5-5:** Overall weight of an example converter with resonant topologies as functions of (a) f , (b) V_{in} , (c) V_o and (d) P_o . The red asterisk marks: $V_{in} = 100 \text{ V}$, $V_o = 4 \text{ kV}, f = 10 \text{ kHz}, P_o = 200 \text{ W}.$

Figure **5-6:** The achievable specific power of an example converter with resonant topologies as functions of *f*, V_o and P_o . The red asterisk marks: $V_{in} = 100 \text{ V}, V_o =$ $4 \text{ kV}, f = 10 \text{ kHz}, P_o = 200 \text{ W}.$

the decoupled thruster), the overall converter weights $\sim 500 \text{ g}$ and the specific power is $\sim 0.5 \text{ kW/kg}$. It is more "weight efficient" to use the resonant topologies for highfrequency high-power DBD where the specific power significantly increases.

5.2 Non-resonant topologies

Converters based on non-resonant topologies can be modular and often stacked in series for higher voltage and in parallel for higher power. In addition, magnetics are not designed to resonate at the DBD frequency, but in each dc-dc converter module to operate at a higher switching frequency than the DBD frequency.

As an example implementation of non-resonant topologies, we choose a resonanttransition boost converter (RTC) **[112,113]** operating at 1-2 MHz as the dc-dc converter (Fig. **5-7)** for its high frequency operation, good regulation capability and reasonably wide range of gain.

Figure 5-7: An example implementation of non-resonant topologies.

This section studies the achievable weight of the example converter in Fig. 5-7 and compares it with that for resonant designs in Section 5.1. We only explore how the weight scales with the dc input voltage V_{DC} , DBD voltage V_o and DBD power P_o and assume it is insensitive to the DBD frequency *f* up to 100 kHz. *f* largely depends on the switching frequency of the full-bridge inverter, which can be in MHz range with proper switch, gate driving, and control implementations.

Section 5.2.1 studies the weight of the RTC changing with V_{DC} , voltage gain $G_a = V_a/V_{DC}$, and P_a (labeled in Fig. 5-7).

Section **5.2.2** studies the weight of the full-bridge inverter stage, as commonly used in the literature **[13,72].**

Section **5.2.3** combines Section **5.2.1** and **5.2.2** and finds the overall converter weight when varying V_{DC} , V_o , and P_o .

5.2.1 Dc-dc regulation stage

The weight of a RTC is dominated **by** its inductor and printed circuit board (PCB). The design of the RTC inductor references the work in **[112,113].** See Appendix **G.3** for all simulated designs in this section. Below we only present and interpret the weights of these designs.

The weight study of the RTC inductor is similar to that in Section **5.1** except: **1)** the inductance and the maximum current are calculated following the operating principles of the RTC. 2) since the inductor current is dc-biased, we include dc-current in the copper loss calculation.

In addition, we assume the output capacitance is set **by** the ripple requirement **(10%)** and calculate the capacitor weight **by** assuming a density of **0.01** g/nF (a medium density of capacitors rated at 1 **kV,** see Fig. 5-9c). We calculate the PCB weight **by** assuming the PCB area is **3** times that of the inductor area and the density is 4.39 mg/mm2 , that of a standard 4-layer PCB. We use a 4-layer PCB because the high-frequency RTC requires complicated PCB layouts for its gate driving circuits.

Figure **5-8** shows that the weight of the RTC is dominated **by** the inductor as expected and increases with V_{DC} , G_a and P_a . Compared with the inductor in the resonant tank, the RTC inductor weight increases more than linearly with power. This is because the inductor is dc-biased and operates at \sim 1–2 MHz, resulting in severer core and copper losses, a larger core is needed to dissipate the loss. Thus in

Figure **5-8:** Weight of a resonant transition boost converter as functions of (a) RTC voltage gain V_a/V_{DC} , (b) P_a and (c) V_{DC} . The red asterisk marks the same reference point across all sweeps: $V_{DC} = 100 \text{ V}$, $G = 4$ and $P_a = 200 \text{ W}$.

the case of high power and high voltage gains, one should consider other topologies such as resonant de-de converter where the inductor is carrying ac current for the weight optimized design.

5.2.2 Inverter

We estimate the weight of a full-bridge inverter as the sum of that of the PCB, capacitors and MOSFETs.

Weight survey of MOSFETs and capacitors

Figure 5-9a shows a weight survey of selected MOSFETs in the range of 0.2 to 4.5 **kV** and 0.2 to **8.5 A.** The weight of the **MOSFET** increases from on average **0. 1g** to 2g then to 5g as its voltage rating jumps from $\langle 1 \text{ kV} \cdot 1 \text{ kV} \rangle$ then to $> 3 \text{ kV}$. This is mainly due to changes in the packaging, and in the range of interest, the packaging depends strongly on the voltage rating and not so much on the current rating.

Figure 5-9b and Fig. 5-9c shows the mass and the mass per capacitance (g/nF) of selected capacitors in the range of 0.2 to **3 kV** and **0.1** nF to 0.47 pF. The weight varies widely across packaging, capacitance and manufacturers, but in general, capacitors with higher rated voltage exhibit higher mass per capacitance.

Figure **5-9:** Weight of selected off-the-shelf (a) MOSFETs plotted against their rated voltages and grouped **by** their rated currents; **(b)** weight and (c) weight per capacitance of selected off-the-shelf capacitors plotted against their rated voltages and grouped **by** their package size. See Table. **G.6** and Table. **G.7** in Appendix **G** for a list of all MOSFETs and capacitors considered.

Weight of a full-bridge inverter

In this section, we only estimate the weight of one full-bridge inverter. For an input voltage V_a , MOSFETs with a DC rated voltage $\geq 2V_a$ are selected. For a certain P_a , MOSFETs with a DC rated current $\geq 4P_a/V_a$ are selected³. If none is available, we consider paralleling MOSFETs to carry the full current⁴. We assume an output capacitor of **1 pF** across all designs.

For each operating point, we select the lightest **MOSFET** and capacitors from the pool in Fig. **5-9** and add up their weights. We calculate the PCB weight **by** assuming the PCB area is twice the area taken **by** MOSFETs and capacitors and the density is 3.3 mg/mm^2 , that of a standard 2-layer PCB. We use a 2-layer PCB because the full-bridge inverter has relatively simple PCB layouts.

Figure 5-10a shows at a fixed power $(P_a = 200 \text{ W})$, the weight of a full-bridge inverter increases with its input voltage discretely, with each step corresponding to

³We de-rate the **MOSFET** voltage rating **by 50%** and the **DC** current rating **by 75%.** We de-rate more for the current because the current carrying capability of a **MOSFET** largely depends on its thermal design. Here we consider no special cooling design.
⁴Here we only consider paralleling MOSFETs to carry more current but not stacking them in

series to block more voltage since it is practically easier to design the driving circuits for the former than the latter.

Figure **5-10:** Weight of one full-bridge inverter scaling with (a) inverter input voltage V_a when holding $P_a = 200 \text{ W}$; (b) P_a at different V_a . Both figures suggest the weight depends heavily on the MOSFETs.

a change in **MOSFET** packaging. Figure **5-10b** shows the weight stays relatively flat with power at low input voltages (because low-voltage lightweight MOSFETs are used), but increases at high voltage and high power (have to parallel heavy highvoltage MOSFETs).

Figure **5-10** suggest that **1)** the weight of a full-bridge inverter depends heavily on available MOSFETs. 2) for the same output voltage, stacking several low-voltage inverters in series may weigh less than one high-voltage inverter (compare $V_a = 0.5 \text{ kV}$ and $V_a = 1 \,\text{kV}$ in Fig. 5-10a).

5.2.3 Overall converter

The above analysis indicates that in the range of interest, the weight of a RTC scales up more than linearly with its output power, and the weight of a full-bridge inverter scales up more than linearly with its output voltage. Thus intuitively, stacking multiple modules of low-voltage low-power dc-dc converters and full-bridge inverters can potentially yield a lighter overall weight than one high-voltage high-power converter.

We verify this **by** analyzing the overall weight of the converter. For each operating point defined by V_{DC} , V_o , and P_o , the intermediate bus voltage V_a is swept between

 $2V_{DC}$ and V_o . When $V_a < V_o$, we assume V_o/V_a modules (each module contains a RTC and a full-bridge inverter) are stacked in series at the output. Each RTC and each inverter processes only a fraction of the total output power $P_a = P_oV_a/V_o$. The lightest designs of the RTC and the inverter are selected. In addition, for a design with more than one module, more supportive materials such as connectors and cables are needed for communications among modules. We assume an additional **3g** per module is added⁵. The overall weight of the converter is the sum of all modules and all supportive materials.

Figure **5-11** and Fig. **5-12** plots the lightest achievable weight and the specific power of the overall converter respectively, changing across each operating parameter. All designs choose to keep V_a as small as possible (at $2V_{DC}$, the smallest in the sweep), thus *Pa* as small as possible, and stack these low-voltage low-power converters in series. As a result, the supportive materials account for a major part of the overall weight.

The overall weight increases linearly with V_o (Fig. 5-11a) due to the linear increase in the number of modules. At $V_o = 10 \text{ kV}$, the lightest design that yields $\sim 210 \text{ g}$ is 50 of 200 V modules stacked in series at the output. In practice, this may be undesirable because of **1)** the complexity of the communications among modules. 2) the feasibility of building such a converter with robust structure.

Figure **5-11:** Overall weight of an example converter with non-resonant topologies (Fig. 5-7) as functions of (a) DBD voltage V_o , (b) DBD power P_o and (c) dc input voltage V_{DC} . The red asterisk marks the same reference point across all sweeps: $V_{DC} = 100 \text{ V}, V_o = 4 \text{ kV}, f = 10 \text{ kHz}, P_o = 200 \text{ W}.$

⁵This is the weight of a 4-line cable (Digikey **P/N 455-3038-ND)** with associated headers.

Figure **5-12:** Mirroring Fig. **5-11,** specific power of an example converter with nonresonant topologies (Fig. 5-7) as functions of (a) DBD voltage V_o , (b) DBD power P_o and (c) dc input voltage V_{DC} . The red asterisk marks the reference point: V_{DC} = 100 V, $V_o = 4 \text{ kV}, f = 10 \text{ kHz}, P_o = 200 \text{ W}.$

The overall weight increases slowly with P_o , as shown in Fig. 5-11b. In these designs, V_o is fixed at $4kV$ and $20\ 200V$ modules are stacked in series at the output. The power processed **by** each module increases from **5** to **50** W, driving up the weight of the RTC slowly. In addition, the weight of MOSFETs and thus the inverter stay relatively flat as the current increases in the range of interest.

Figure 5-11c shows that the overall weight of the converter increases discretely with V_{in} . The discontinuity is due to the change of MOSFET in the inverter to a higher voltage rating and heavier package. With in each group, for example, **250** to $350V$, higher V_{DC} requires fewer modules thus lower overall weight to achieve the same V_o .

To drive a DBD at 10kHz, 4kV and 200W, the overall converter consists of 20 modules, weighs ~ 90 g and the specific power is $\sim 2.2 \text{ kW/kg}$. However, if we were to limit the number of modules to 10, the lightest design becomes \sim 145g and the specific power is $\sim 1.4 \, \text{kW/kg}$.

5.3 Proposals of lightweight DBD converters

Section **5.1** and Section **5.2** show that in the range of interest,

• Resonant topologies are more "weight efficient" at high frequency and/or high

power compared to the non-resonant topologies

e Non-resonant topologies are in general more "weight efficient" than resonant topologies, especially at low input voltage, low output voltage and high power. But the achievable weight **highly** depends on available MOSFETs and the number of modules allowed. In addition, for a high frequency DBD in the MHz range, non-resonant topologies may be infeasible due to the limited switching frequency of MOSFETs.

In this section, we propose three alternative converter designs inspired **by** both topology categories for the DBD applications. **All** designs operate as voltage sources and are especially "weight efficient" when powering low-frequency DBDs. The reference design point remains at $V_{DC} = 100 \text{ V}$, $V_o = 4 \text{ kV}$, $f = 10 \text{ kHz}$, $P_o = 200 \text{ W}$.

5.3.1 High-frequency transformer with frequency conversion

Inspired **by** the "resonant topologies", instead of designing the magnetics at the DBD frequency, we consider the use of a high-frequency resonant tank and transformer with an additional ac-ac converter on the secondary of the transformer, which converts the high-frequency ac to the DBD frequency (a lower frequency). An example implementation is a cyclo-converter [114] (see Fig. **5-13).**

Figure **5-13:** Schematics and waveforms of the proposed frequency conversion solution (as an example, the ac-ac converter is implemented as a cycloconverter).

The weight of magnetics is reduced **by** switching at a higher frequency. In Fig. **5-** 5a, at the reference design point, a converter with the traditional resonant topologies weights 500 g . If we were to switch at 500 kHz , the weight can be reduced to $\sim 70 \text{ g}$.

However, the switches in the ac-ac converter add additional weight. They need to be active-controlled switches and rated for the DBD voltage and power. **A** back-ofthe-envelope calculation using the weight survey in Fig. 5-9a suggests that to drive a 4 kV and 200 W DBD, all switches would add $\sim 30{\text -}100 \text{ g}^6$.

Overall, this solution yields $\sim 100-170$ g and a specific power of $\sim 1.2-2$ kW/kg. One challenge of this option is that the switches, the associated gate driving and control circuits in the ac-ac converter are all referenced to a high ac voltage with high *dV/dt,* which may inject non-negligible noises in the system.

5.3.2 High-frequency transformer with burst-mode control

Similarly inspired **by** the "resonant topologies", we consider the use of a high-frequency resonant tank and transformer with burst-mode control. The converter topology is the same with Fig. 5-la. The burst-mode is implemented in the control of the inverter to pulse the output on and off. An example waveform is shown in Fig. 5-14. While the output frequency content is quite dispersed with this technique, it can yield the desired DBD ion generation. See Appendix **G.2** for more detailed explanation and characterization of this approach.

Figure 5-14: An example waveform of the proposed burst-mode solution. The inverter drives the resonant tank at high frequency for a few cycles and stop for some cycles.

If we were to switch the transformer at **500** kHz, the weight of magnetics components is reduced to ~ 70 g and no additional weight will be added. Overall, this

⁶The upper bound is calculated **by** assuming **8** pairs of two 4.5kV-rated MOSFETs in series are used. The lower bound is calculated **by** assuming **8** pairs of **10 800** V-rated MOSFETs in series are used. Both bounds include the PCB weight and a margin to account for miscellaneous ICs.

solution yields a specific power of $\sim 2.8 \text{ kW/kg}$.

Another benefit of the two high-frequency transformer based solutions is that the transformer can be shared with the high voltage dc-dc converter for the corona thruster (Fig. **5-15),** further reducing the weight **by** integrating magnetics. Overall, the hybrid solutions seem promising for powering the decoupled thruster.

(a) Hybrid converter with switching converters **(b)** Hybrid converter with burst-mode control in on the transformer secondary the inverter.

Figure **5-15:** Hybrid converter for the decoupled thruster. The transformer can be shared between the DBD thruster and the Corona thruster.

The burst-mode solution is especially attractive, though with a few challenges in the implementation: **1)** depending on the requirement of the thruster, separate controls of the DBD and the corona may need to be developed; 2) when designing the integrated magnetics, one needs to take into consideration the dynamics of both plasma loads; **3)** likely additional weight will be added to facilitate the control.

5.3.3 Switched-capacitor multi-level inverter based solution

Inspired **by** the "non-resonant topologies", we use a dc-dc stage cascaded with a multilevel switched-capacitor inverter which can potentially provide additional voltage gain at a reduced weight.

We choose the multi-level switched-capacitor topology in **[115]** among other variations **[116-118]** because it can produce both a unipolar and a bipolar output with a small number of switches per stage. **A** detailed weight and efficiency study of this option will be presented in Suzanne O'Meara's master's degree thesis⁷.

⁷The weight surveys in Fig. **5-9** are used. The weight of ICs in the driver circuits are also taken into considerations for a more accurate estimation.

We further analyze the combined weight of the switched capacitor multi-level inverter (SCMLI) and a front-end resonant transition boost converter (RTC). For a fixed V_{DC}, V_o and P_o , we adjust the intermediate bus voltage V_a (between the RTC and the SCMLI) to find the lightest design.

For $V_o = 4 \text{ kV}$ and $P_o = 200 \text{ W}$, the total weight of the converter changing with V_{DC} and V_a is shown in Fig. 5-16. Across all simulated V_{DC} , the intermediate bus voltage V_a should be set in between 300 to 400 V. Higher than this voltage would require heavier MOSFETs with higher voltage rating; lower than this voltage would require a large voltage gain from the SCMLI (more stages and higher device count). In addition, we set V_{DC} to be in between 100 to 160 V^8 .

Figure **5-17** shows the finalized schematics of the RTC with an 11-stage switchedcapacitor multi-level inverter. The RTC converts **100** to **150V** to an intermediate 400V and the 11-stage **SCMLI** multiplies and inverts it to a 4kV ac. Overall, this solution yields to an estimated weight of ~ 90 g and a specific power of $\sim 2.2 \text{ kW/kg}$.

Figure **5-16:** Weight of a resonant transition boost converter cascading with a switched-capacitor multi-level inverter

 8 In practice, V_{DC} may be set by external requirements or a system-level weight study combining the battery packs and the converter.

Figure 5-17: Schematics of a resonant-transition boost converter cascade with an 11-stage switched capacitor multi-level inverter. We start indexing the stage from 0. Stage 0 contains SA_0 , SC_0 , SD_0 , SE_0 . Stage i $(i = 1, 2, ..., 9)$ contains 5 switches $SA_i, SB_i, SC_i, SD_i, SE_i$. The last stage only contains switch B SB_{10} .

 \mathcal{L}

5.4 Experimental results

In this section, we build and test both the high-frequency transformer based converter with burst-mode control ("burst-mode solution" for short in the following content) and the switched-capacitor multi-level inverter based solution **("SCMLI** solution" for short) with a DBD load. Preliminary experimental results show both solutions can drive the DBD load. More integration tests of the DBD and the developed prototypes is in progress and will be carried out and recorded in the Master's degree thesis of Suzanne O'Meara.

5.4.1 Burst-mode solution

The inverter and the high-voltage transformer built in Chapter 2 are reprogrammed to drive a DBD load in burst-mode. The DBD load is built in the same way as in Chapter **6.** The inverter switches at **590** kHz and bursts at 200 Hz to 12kHz.

The power draw of the DBD is measured across all tests and compared to the power draw when driven **by** a sine wave and they show consistency (see Fig. **5-18).** This consistency is the preliminary proof that the burst-mode operation can generate ions similar to a sine-wave DBD. Further tests of whether these ions produce similar thrust compared with a sine wave DBD are undergoing.

See Appendix **G.2** for the details of the driving circuit, the load, experimental waveforms and the power measurements.

5.4.2 Switched-capacitor multi-level inverter based solution

A prototype converter of a RTC cascaded with a 11-stage **SCMLI** was built, as shown in Fig. **5-19.** The RTC is designed to take **100-150V** input voltage and converts to 300-400 V (see details in Appendix **G.3).** Figure 5-20a shows the RTC switching node voltage $(V_M$ in Fig. 5-17) when it converts $70V$ to $300V$, outputting 112W. At this operating point, the RTC switches at **1.5** MHz and the efficiency is **98 %9.**

⁹The inductor used in this test is bigger than needed. **A** new inductor with smaller form factor is being constructed.

Figure **5-18:** Unit power draw of a DBD load when driven **by** an inverter and a transformer in burst-mode. The general trend is consistent with the power draw of a sine-wave DBD. The x axis plots the frequency of the DBD times the voltage of the DBD to the power of **3.5** (a metric commonly used to characterize the DBD power draw across literature.)

The design and implementation of the SCMLI was collaboratively done with Suzanne O'Meara. Part of the implementation details is explained in Appendix G.4. Figure **5-20b** shows the converter outputting a **2.88kV 10** kHz ac at 91 W from a 300V dc input. The efficiency of the **SCMLI** at this operating point is **86%.** The weight distribution of both the RTC and the SCMLI are listed in Table **5.1.**

A few challenges identified when building this SCMLI include: **1)** the switches in one stage do not necessarily switch in a complementary pattern, and each stage cascades to the previous stage, so one needs to take extra care when designing the gate driving circuits. See Appendix G.4 for more details; 2) the parasitic capacitance to several flying nodes introduces unwanted charges and results in voltage build-up across some MOSFETs (see Appendix G.4.4 for more details); **3)** The floating power supplies needed to drive each stage take increasing isolation voltage as the output voltage and numbers of stages increase; the weight and lifetime tradeoffs associated with this design choice remain to be fully explored for the general design case.

Figure **5-19:** Prototypes of (a) the resonant transition boost converter (RTC) and **(b)** the switched-capacitor multi-level inverter. The inductor in the RTC boost is outdated and a new one with smaller form factor is under construction.

Figure **5-20:** Experimental waveform of (a) the RTC switching node voltage when converting $70\,\mathrm{V}$ to $300\,\mathrm{V}$ and outputting $112\,\mathrm{W}$ and (b) the SCMLI generating ${\sim}3\,\mathrm{kV}$ **91W** at **10** kHz.

Prototype	Parts	Weight (g)	Percentage $(\%)$	
	Inductor [†]	25	18	
RTC	PCB			
	The rest	$10\,$		
	PCB	57	41	
SCMLI	Components	38	27	
Total		138	100	

Table **5.1:** Weight breakdown of the RTC and the SCMLI prototype t This inductor is the small one under construction.

Part III

Integration with the Electro-Aerodynamic (EAD) Technology

 \sim \sim $\hat{\mathcal{L}}$

 $\hat{\mathcal{L}}$

 $\ddot{}$

Chapter 6

Collaboration work on the first flight of an EAD aircraft and improved EAD thruster

The design, optimization and construction of the **EAD** thruster and EAD-propelled aircraft have been carried out alongside this thesis work **by** colleagues in the MIT Laboratory of Aviation Environment **(LAE).** One objective of the thesis is to integrate the developed electrical system with the aircraft and demonstrate the feasibility of the **EAD** technology.

In December **2017,** we demonstrated the first flight propelled **by EAD.** We flew a fixed wing **EAD** airplane with **5** m wingspan **10** times and showed that it achieved steady-level flight. The work has been published in **[1]. All** batteries and the converter in Chapter 2 were carried on-board.

Furthermore, to improve the efficiency and the practicality of the **EAD** aircraft, we developed a second-generation **EAD** thruster with dielectric-barrier-discharge, further increasing the thrust per unit power generated.

Section **6.1** presents the integration work of the 1st-generation high voltage dc-dc power converter (HVPC) with the first-generation **EAD** aircraft. Section **6.2** presents the design and characterization of the second-generation **EAD** thruster.

The work in Section **6.2** (published in **[7])** and another work at MIT **by** Xu **[6]** set

the electrical requirements of high voltage power converters for the second-generation **EAD** plane, which prompt the work in Chapter 4 and **5.**

Additional miscellaneous collaboration work are summarized in Appendix H, including developing current measurement circuits and an isolation transformer for the **EAD** experiments, as well as a RF communication system.

6.1 First-generation EAD

Figure **6-1** shows that the first generation **EAD** aircraft consists of the **EAD** thruster (two sets of four parallel electrodes), airframe (nosecone, fuseslage, tail and wings) and electrical components (a 200 V battery pack and the 1st-generation HVPC developed in Chapter 2). The electrodes generate thrust purely based on corona discharge effect.

Figure **6-1:** System breakdown of the 1st-gen **EAD** aircraft **(by** Kieran Strobel)

Due to the danger of the high voltage, before every flight test, intense integration tests were conducted to ensure safety and functionality of all sub-systems.

6.1.1 Integration tests of the 1st-gen HVPC with the 1st-gen EAD aircraft

The functionality of each sub-system has been tested individually before the integration tests. The objectives of these tests are to: **1)** ensure inter-system functionality **by** simulating actual operations in the field; 2) conduct static laboratory thrust measurements to ensure the overall system can generate sufficient thrust for flight.

Functionality tests

The HVPC was tested on the benchtop with the battery pack and the full-scale **EAD** thruster step **by** step (details in Appendix H). The following three aspects of the HVPC were verified through tests:

- **"** Accessory circuits in the HVPC that facilitate the flight, including: start up circuit, on-board data recording, **LED** indicator', receiver of a hand-held RC controller², and an emergency cut-off switch³. See Table D.13 for a detailed list of specifications.
- **"** Sensing and close-loop control: three electrical data points (battery voltage, b attery current and $1/6$ of the total output voltage⁴) are measured and recorded on an on-board FRAM. The HVPC is also programmed to adjust the switching frequency to fix the output voltage at a set point.
- **"** Shut off conditions: the HVPC is designed to shut off under the following conditions: overtime, battery pack under voltage, battery pack over current, RC controller throttle in "turn off" position, the emergency switch disconnects.

Static thrust tests

"Static thrust" refers to the thrust generated **by** the thruster while the aircraft is in stationary position. The difference between it and the actual thrust generated during flight ("dynamic thrust") is small and can be ignored.

The purpose of the static thrust tests is to **1)** verify the thrust and thrust-to-power of the full-scale **EAD** thruster when powered **by** the HVPC; 2) create a map of the electrical and thrust data, which will be used to back out the thrust during flight.

¹Green means high voltage (HV) off, blue means charging the input caps and red means HV on.

²A throttle of the controller controls the HVPC to start or stop outputting the high voltage.

³There is a push-button emergency switch mounted at the bottom of the fuselage and in line with the logic power. When the aircraft lands, the emergency switch is triggered and cuts off the logic power. 4The output voltage is calculated **by** multiplying the measured voltage across one of the 6-stage

full-wave voltage multiplier **by 6.**

We followed a procedure similar to that proposed in [2, **119]:** part or all of the aircraft was suspended vertically from a digital balance within a large insulating frame (Fig. **6-2).** The balance is able to measure any net vertical force produced **by** the thrusters. The thruster was powered **by** either a benchtop high voltage power supply or the prototype HVPC. Tests were performed to determine the effect of various experimental factors on the accuracy of force measurements, including ground proximity, nearby object charging, and connector wire tension. None of these factors showed a significant effect with our experimental setup.

Figure **6-3** shows the static thrust as a function of the HVPC output voltage and input power (i.e., battery power). The optimal operating point is set at 40.3kV, producing a static thrust of ~ 3 N. This value has been consistent with expected thrust required to achieve a steady-level flight of the **EAD** aircraft. Static tests were performed both before and after flight tests, to measure the impact of possible physical damage to the electrode during the flight tests.

Figure **6-2:** Static thrust test stand (the HVPC is assembled with the aircraft)

Figure **6-3:** Static thrust measurements as a function of voltage (left) and battery power (right)

6.1.2 Flight *tests*

Flight tests were conducted in the Johnson Athletic Center at MIT. The indoor space was chosen so that the aircraft could be operated in a controlled environment, minimizing the effects of wind and temperature.

Figure 6-4: Time lapse of **EAD** aircraft in-flight. White reference markers are spaced 5m horizontally and im vertically. **All** results in Fig. **6-5** are presented in a Cartesian coordinate system with the x axis in flight direction, z axis upwards, and **y** axis pointing away from the camera (illustration **by** Haofeng Xu).

We performed ten flights with the full-scale **EAD** aircraft. Due to the limited length of the **60** m indoor space, we used a bungeed launch system to accelerate the aircraft from stationary to a steady flight velocity of **5** m/s within **5** m, and performed free flight in the remaining **55** m of flight space. To demonstrate the effectiveness of an **EAD** thruster, we also performed **10** unpowered glides with the thrusters turned off, where the airplane flew for less than 10 m. We used cameras and a computer vision algorithm to track the aircraft position and determine the flight trajectory. The time lapse of one of the flight is shown in Fig. 6-4.

All flights gained height over the 8-9s segment of steady flight, which covered a distance of $40-45$ m (Fig. 6-5b). The average physical height gain of all flights was 0.47 m (Fig. 6-6a). However, for some of the flights, the aircraft velocity decreased during the flight. An adjustment for this loss of kinetic energy (Fig. **6-6b)** results in an energy equivalent height gain, which is the height gain that would have been achieved had the velocity remained constant. This was positive for seven of the ten flights, showing that better than steady-level flight had been achieved in those cases.

Figure 6-5: (a) Flight trajectory for a single flight. The segment of steady flight between launch and propulsion system power off is shown **by** the dark black line. The estimated position tracking error is shown in grey. **(b)** Trajectories for all **10** powered flights, and **10** unpowered glides. The steady segment of flight covered a distance of 40-45 m with a duration of **8-9** s.

In each flight, the HVPC was powered on 20 s before launch to allow the voltage to ramp up gradually from **0** to 40.3kV, minimizing the risk of arcing. The aircraft was then launched and maintained on a straight and steady flight path. Around 5-10m

Figure **6-6:** Steady-level flight. (a) The physical height gain was positive for all flights, and the energy-equivalent height gain, which adjusts for the loss of kinetic energy during the flight, was positive for seven flights. Zero energy equivalent height gain indicates steady level flight; **(b)** The variation of kinetic, potential energy and total energy (which is the sum of kinetic and potential energies) during a particular flight: the potential energy increases substantially, while the kinetic energy remains approximately constant or decreases slightly.

from the end of the flight area, the HVPC was remotely powered off, and the aircraft glided to ground. The aircraft was then electrically grounded before being returned to the launcher in preparation for the next flight test. During the steady flight, the HVPC output around $\sim 40.3 \text{ kV}$ and drew an average of 600 W from the battery pack, as shown in Fig. **6-7b.** The output voltage and battery power data recorded **by** the HVPC during an example flight is shown in Fig. 6-7a.

Using the static thrust data and the camera tracking data, we estimate that the thruster produced **3.2 N** of thrust and flew at an average velocity of 4.8 m/s. Therefore, the aircraft realizes a thrust-to-power of **5 N/kW,** which compares favorably with conventional airplane propulsion methods such as the jet engine. However, the overall efficiency was lower than typically achieved **by** conventional propulsion (and was not the objective here given the limited indoor test area for an uncertified airplane):

$$
\eta = \frac{Tv}{P_{in}} = \frac{3.2 \times 4.8}{600} = 2.56\% \tag{6.1}
$$

Figure **6-7:** (a) Output voltage and input power during one flight. **(b)** Averaged output voltage and input power for **10** flights.

Where T is the thrust, v is the average velocity of the aircraft in the direction of thrust and P_{in} is the average battery power. In order to obtain longer range and endurance for practical applications, future progress should be in the direction of increasing overall efficiency.

6.2 Second generation EAD thruster

We identified three research directions to improve the overall efficiency of an **EAD** aircraft: **1)** more "weight efficient" electrical system (see Chapter 4). 2) more efficient thruster technology. **3)** overall aircraft design that makes better use of the **EAD** technology.

In this section, we present collaborative work on the design and characterization of an improved **EAD** thruster. The EAD-propelled flying devices demonstrated thus far have used a direct current (dc) corona discharge to produce ions and the same dc field to accelerate them⁵. However, these corona discharge EAD devices are subject to a performance trade-off where increasing thrust reduces efficiency (thrust-to-power ratio). This is a key barrier to practical adoption.

We show that **by** using a dielectric barrier discharge (DBD) instead of a corona discharge to produce ions, while still using a dc field to accelerate them, higher thrust

⁵As used in the ist-gen aircraft **[1],** tethered flight at the cm scale [120], and the untethered close-range hover **by** wireless power transmission [121]

and thrust-to-power can be achieved. We identify operating regimes for this thruster, optimize the electrical characteristics of the DBD ion source, and find that the thrustto-power can reach up to 20 **N/kW** at a thrust per unit span of thruster of **50** mN/m, and up to $10 \text{ N}/\text{kW}$ at 150 mN/m – in both cases approximately twice that of the equivalent corona discharge devices. With lower power draw for the same thrust, a DBD enhanced **EAD** thruster could increase the endurance of **EAD** airplanes, and begin to enable the design of practically useful solid-state aircraft.

6.2.1 The Trade-off of Existing EAD Devices

Two important figures of merit for an aircraft propulsion system are thrust-to-power and thrust density. High thrust-to-power, which is thrust force per unit input power, corresponds to lower energy storage and power supply requirements and therefore longer range and endurance. High thrust density, which is thrust force per unit span, area, or volume, reduces the size, weight, and aerodynamic drag of the propulsion system. The thrust-to-power of a corona discharge **EAD** propulsion system can be on the same order of magnitude as conventional propulsion such as the jet engine or helicopters rotors, however only at significantly lower thrust densities [4]. At higher thrust densities useful for airplane propulsion, the thrust-to-power decreases, and there exists a trade-off between high thrust-to-power and thrust density.

The thrust versus thrust-to-power trade-off in corona discharge **EAD** systems arises from the competing requirements of the ionization and acceleration processes. Both are necessary to produce a thrust force.

In a corona discharge thruster, a dc voltage of some tens of kilovolts is applied across two **highly** asymmetric electrodes, for example in a pin-to-mesh or wire-tocylinder geometry. At sufficiently high voltage, a self-sustaining gas discharge which generates a supply of electrons and ions is formed at the smaller electrode (the emitter). For a positive corona, where the emitter is at a positive potential, positive ions travel under the applied electric field to the larger negative electrode (the collector). As ions travel from emitter to collector, they collide with neutral molecules and couple their momentum to the bulk fluid; this generates an ionic wind which produces a thrust force in the opposite direction to ion flow.

The dc potential which forms the corona discharge for ion generation is the same dc potential which accelerates the ions for thrust generation. Using the same electric field for both processes reduces the engineering complexity and the weight of the power system.

The thrust force *T* produced can be calculated using a simplified one-dimensional model (developed in **[122,123]** and verified through experimental results in [4,5].)

$$
T = \frac{Id}{\mu},\tag{6.2}
$$

where μ is the ion mobility, *I* is the total current, and *d* is the distance between electrodes. For a corona discharge, the current-voltage characteristic can be estimated **by** the semi-empirical Townsend relation [124]

$$
I = I_{\text{corona}} = \begin{cases} 0, & V_a < V_0 \\ CV_a (V_a - V_0), & V_a \ge V_0, \end{cases}
$$
 (6.3)

where V_a is the applied dc voltage, V_0 is the corona inception voltage and C is a geometric parameter capturing the particular geometry of the electrodes. Thrust increases with higher applied dc voltage (and equivalently higher average electric field strength).

In contrast, the thrust-to-power is

$$
\frac{T}{P} = \frac{T}{IV_a} = \frac{d}{\mu V_a} = \frac{1}{\mu \bar{E}}\tag{6.4}
$$

where P is the electrical input power, and \overline{E} is the average electric field between the electrodes. Thrust-to-power scales inversely with average electric field.

To summarize, thrust increases with higher average electric field strength, while thrust-to-power decreases with higher average electric field strength. This trade-off has been observed experimentally [2, 4, 5, 125].

6.2.2 Breaking the Trade-off with a Decoupled EAD Device

We propose a "decoupled" **EAD** device, where ions are produced **by** an independent ion source, removing the dependency of the current on the applied dc voltage. **A** decoupled thruster can produce more current, and hence thrust, than a corona discharge thruster with the same geometry and at the same applied dc voltage. Since the applied dc voltage determines the thrust-to-power, a decoupled thruster can produce more thrust at the same thrust-to-power (or equivalently the same thrust at higher thrust-to-power **by** lowering the applied dc voltage).

The independent ion source used in our decoupled thruster is the dielectric barrier discharge (DBD). We chose the DBD for its ability to produce an atmospheric plasma at relatively low power. Our implementation uses an alternating current (ac) electric field, orthogonal to the dc thrust-producing field, to generate the DBD (Fig. **6-8).**

Similar decoupling techniques to separate the processes of ion generation and "drift" have been demonstrated in other applications, for example **by** Rutherford **[126]** who produced ions using X-rays, and more recently **by** Khomich and Yamshchikov **[127]** who produced ions using a water-cooled Dumanchin electrode (approximately an azimuthal DBD) for boundary layer flow control.

We apply this concept to thrust generation and optimize it for this application: we use a lightweight and low-drag wire-to-wire electrode design which is suitable for airplane propulsion, and we perform a parametric exploration of DBD voltage and frequency to identify the operational regimes and reduce the DBD power requirement.

6.2.3 Performance of the decoupled thruster

Figure **6-8** shows a schematic of the corona discharge thruster and the proposed decoupled thruster. In both thrusters, the emitter electrode was a tungsten wire with a diameter of $0.254 \,\mathrm{mm}$, the collector electrode is an aluminum tube with a diameter of **12.7** mm, 25.4 mm or **38.1** mm, the gap spacing *d* between the emitter and collector was varied between **50** mm and **150** mm (measured from the top of the collector to the bottom of the emitter), and the span of the electrodes (into the page)

Figure **6-8:** Cross sectional schematic and electrical circuit diagram of a corona discharge **EAD** thruster and a DBD decoupled thruster.

was 500 mm. In the decoupled thruster, a DBD electrode was spaced $\delta = 1$ mm from the emitter, forming a DBD field orthogonal to the dc field between the emitter and the collector. We use a fluorinated ethylene propylene (FEP) insulated high voltage wire as the DBD electrode, which has a conductor diameter of 0.4 mm and an overall diameter of 1.02mm. The FEP insulation acts as the dielectric barrier. This DBD electrode system is significantly lighter than the plate electrodes or surface electrodes found in other applications. **A** charge measurement capacitor was placed in series with the DBD to measure DBD power draw. The decoupled thruster has two voltage sources: the applied dc voltage between the emitter and collector, and the DBD ac voltage across the emitter and the DBD electrode. Details of the electrical system and measurement setup are in Appendix H.2.2.

The thrust was measured for the decoupled thruster at different applied dc voltages over a range of DBD voltages and frequencies to explore the effect of the changing DBD parameters. All experiments are performed with a dc gap spacing $d = 100 \text{ mm}$ and collector diameter 12.7mm. Details of the thrust measurement apparatus are in Appendix H.2.1.

When the DBD is turned off, the decoupled thruster performs like a corona discharge thruster. Without an independent ion source, the device reverts to ion production via a corona discharge. Note the inception voltage of the "DBD off" cases in Fig. **6-9,** consistent with that of a corona discharge.

Figure 6-9: Thrust per unit span of the thruster produced **by** the decoupled thruster vs. dc voltage at different DBD voltages **(AC** amplitude) and frequencies. a) The frequency of the DBD is fixed at **10.0** kHz. Once the DBD voltage is above the inception voltage (in this case **2.5kV),** there is a significant increase in the thrust compared with that of the baseline corona discharge. **b).** The voltage of the DBD is fixed at **3.0 kV.** When the DBD frequency is above certain threshold, there is a significant increase in the thrust compared with that of the baseline corona discharge.

When the voltage of the DBD ion source is increased and plasma inception of the DBD occurs (between **2.5kV** and **3.0kV),** the thrust at the same applied dc voltage is increased (Fig. 6-9a). Similarly the thrust is increased for higher DBD frequencies (Fig. **6-9b).** At an applied dc voltage of **60 kV,** the thrust is increased **by** 40% over the corona discharge. The percentage increase is higher at lower dc voltages.

This increase in thrust is dependent on the parameters of the DBD: there exist both a threshold **AC** voltage and a threshold **AC** frequency for the DBD operation, below which there is no increase in thrust. At low **AC** voltage, the DBD is below plasma inception voltage and produces no ions, and at low **AC** frequency, the DBD

does not produce enough ions. We find that for our paricular geometry, the threshold AC voltage is around 3.0kV and the threshold AC frequency is approximately 10 kHz^6 . When the **DBD** voltage and frequency increase beyond these thresholds, the thrust does not further increase. The thrust generation becomes limited **by** space charge density instead of ion production.

Therefore we identify two regimes of operation: one where the thrust generation is limited **by** the rate of ion production, and one where the thrust generation is limited **by** space charge density. The latter occurs at higher DBD voltages and frequencies. Since increasing ion production increases the power draw of the DBD (see Section 6.2.4), it is desirable to operate on the threshold between the two regimes, where the DBD produces *just* enough ions to be in the space charge limited regime.

At our threshold DBD voltage of **3kV** and frequency of 10kHz, we quantified the thrust and thrust-to-dc-power performance as a function of dc gap spacing (Fig. **6-10).** The decoupled thruster, in green, produced higher thrust at fixed applied de voltage, and at a fixed thrust-to-power. The approximate one-dimensional current density limit was calculated using an effective area of 0.08 m^2 . The collector diameter was **38.1** mm for the **150** mm gap spacing and 25.4 mm for the others **-** this was sized to prevent reverse corona emission from the collector. The **UV** radiation emitted **by** the DBD resulted in **UV** photoemission of electrons from the aluminum collector; for these experiments, the collector was coated in a thin layer of organic **UV** absorbants to prevent electron emission without affecting the electrical conductivity.

The effect of increased thrust over the corona discharge at the same voltage holds across gap spacings from **50-150** mm. To generate the same thrust, a lower applied dc voltage is needed, which reduces the average accelerating electric field and improves the thrust-to-power. Fig. **6-10b,** which relates the thrust and thrust-to-power, shows that the decoupled thruster is able to achieve higher thrust-to-power ratio at every thrust level compared to the corona discharge thruster.

⁶The threshold we have found here is dependent on our particular geometry and may be different for other geometries.

Figure 6-10: Decoupled thruster $(V_{AC} = 3kV, f = 10kHz)$ thrust and thrust-to-power characteristics compared to corona discharge thruster.

6.2.4 Power Draw Penalty of the DBD

The thrust and thrust-to-power results in Fig. **6-10** do not include the power required to drive the DBD, which incurs a power draw penalty.

The power draw of a DBD is a function of the applied **AC** waveform **-** voltage, frequency, waveform shape **-** and of the electrode geometry. We fixed the DBD geometry and the waveform shape. Fig. 6-11a shows the measured DBD power against θ , where $\theta = fV_{AC}^{7/2}$ (an empirical power equation from curve fitting [12]). *f* is the frequency and V_{AC} is the amplitude of the voltage. For the range of DBD voltages from **0** kV to **3.5kV** and frequencies from **1** kHz to **100** kHz, we found that the DBD power per unit span of the thruster, *P,* for our geometry scaled as

$$
P\alpha f V_{\rm AC}^{7/2}.\tag{6.5}
$$

This is consistent with the results found **by** Kriegseis et al. and others for surface DBDs **[128-130].** At a DBD voltage of **3kV** and frequency of **10** kHz, the power draw of the DBD per unit span of the thruster was 5.4 W/m. This is the penalty in power draw that our particular decoupled thruster architecture incurs versus the corona discharge thruster.

Figure 6-11: (a) DBD power increases linearly with $\theta = fV_{AC}^{7/2}$. This holds over the broad range of tested frequencies, and for voltages over **2.5kV,** which was the approximate DBD inception voltage of our particular DBD geometry. **(b)** Thrust vs. total power (the sum of the dc power and the DBD power) of the decoupled thruster compared to the corona thruster at different dc gap spacings.

Including this power draw penalty, we find that the decoupled thruster is no longer advantageous at lower thrust levels (Fig. **6-11b).** When the dc power draw is low, the increased thruster thrust-to-power is not sufficient to warrant the increased power required to drive the DBD. At higher thrust levels however, which is where **EAD** devices operate, the decoupled thruster simultaneously shows an improvement in both thrust-to-power and maximum achievable thrust per unit span of the thruster. **160** mN/m can be achieved at 5.4 **N/kW,** compared to 140 mN/m at **5 N/kW** for the corona discharge.

In this study of the decoupled thruster, we have optimized DBD voltage and frequency. Optimization of other variables such as the spacing δ between the DBD electrode and the emitter, thickness of the dielectric layer, and dielectric material could further reduce the required DBD power draw **[26]** while still maintaining the same production of ions. With further optimization and reduction in power of the DBD ionization stage, we expect that decoupled thrusters have the potential to increase the fight performance of **EAD** aircraft.

Chapter 7

Conclusion

This thesis has presented a variety of contributions to lightweight high voltage (HV) power conversion and to the demonstration of using electroaerodynamic **(EAD)** for aircraft propulsion. While all HV dc-dc and de-ac converters are developed in the context of the **EAD** propulsion application, their impacts extend beyond that context.

The thesis presents work on reducing the weight of HV converters **by** increasing the switching frequencies, topology optimizations, and innovative circuit techniques. Challenges of weight reduction eventually come down to component level **-** available HV diodes/MOSFETs, capacitors, wires, printed circuit boards, etc.

To address this, on the component level, the thesis presents weight data bases of available capacitors (blocking **1-15kV),** high voltage diodes (rated at **1-15kV** and **0.03-5 A),** MOSFETs (rated at 0.25-4.5kV and **0.2-8.5 A),** high voltage wires (rated at **1-40kV),** magnetic cores and magentic materials (from 2 kHz to **10** MHz). These data bases can be useful for weight studies of other converters using these components.

Using the data bases, the thesis presents systematic weight study methods and results of building blocks for generic HV dc-dc and dc-ac converters, including: inductors operating in different conditions, high voltage transformers, full-bridge inverters, resonant-transition boost converter. The weight study method can be adopted for converters in other topologies and applications.

Lastly, the thesis documents practical techniques on building high voltage prototypes, which may be useful for other researchers.

We also identify several exciting opportunities in the future research of high voltage power conversion that is not limited to the **EAD** application:

- * High-frequency high-voltage power converters: in recent decades, broader applications of high voltage converters, such as transmission system, dc microgrids, and others, have been driving the required volumetric power density of the employed converters higher and higher **[131].** Miniaturizing these converters through high-frequency operation seems to be an unavoidable trend. Achieving reliable and high-performing high frequency designs will need to be facilitated **by 1)** advances in high voltage wide-band-gap switching devices (GaN, SiC, and others); 2) understanding of insulation materials, their performance, limitations and life time under high frequency operation; **3)** innovative circuit architectures and/or isolation techniques. In recent years, there have been some research efforts in these areas, but many are still uncharted territories.
- Piezoelectric transformer based high voltage converters: as mentioned in Chapter 2, piezoelectric transformer are not competitive for high voltage mediumto-high power designs. However, for high voltage low power applications, the power density and specific power of a piezoelectric transformer may exceed that of a traditional transformer, making it a promising candidate. Moreover, piezoelectric transformers have been mostly developed for sensing, actuation and energy harvesting but seldom used power applications **[132],** making it an exciting research object. Promising research directions include: **1)** characterize piezoelectric transformers for high voltage power delivering application; 2) innovative circuit techniques to use these components effectively.

Part IV

Appendix

142

 $\frac{1}{2} \frac{1}{2} \frac{1}{2} \frac{1}{2} \frac{1}{2}$

Appendix A

Weight study of commercial products and academic designs

Company	Series	Output		Input	Weight	Specific power	Switching Frequency
		(kV)	$\overline{\text{(W)}}$	(V)	$\left(\mathrm{kg}\right)$	(kW/kg)	(kHz)
Matsusada	AU	60	1200	100/200 VAC	18	0.07	
	WA	50	1200	100/200 VAC	9.7	0.12	\blacksquare
	$\overline{\text{w}}$	$\overline{40}$	$\overline{350}$	100 VAC	$\overline{5}$	0.09	
	$\overline{\text{W}}$	$\overline{20}$	$\overline{350}$	$100\ \mathrm{VAC}$	$\overline{4}$	$\overline{0.07}$	
TDK	ALE120A	20	1000	100/200 VAC	5.5	0.18	
UltraVolt	$\overline{\text{C series}}$	$\overline{6}$	$\overline{250}$	30 VDC	1.18	$\overline{0.21}$	
Glassman	EK	60	600	100 VAC	8.16	0.07	
	EQ	60	1200	100/200 VAC	9.97	0.12	
HiTek Power	$\overline{\rm{OL1k}}$	60	1000	200 VAC	$\overline{14}$	0.07	\blacksquare
Spellman	SLM	70	600	200 VAC	6.35	0.09	
		$\overline{70}$	1200	200 VAC	$\overline{11.8}$	$\overline{0.1}$	\blacksquare
	SL150kV	150	1200	200 VAC	40.4	0.03	٠
EMCO	4000 series	$\overline{33}$	$\overline{10}$	24 VDC	0.675	0.015	
Keithley	Model 2290-10	10	100	100/200 VAC	3.7	0.027	
iseg	HPS 2ND	60	3000	230 VAC	$\overline{20}$	6.67	$\frac{1}{2}$
Spezialelektronik	GENERATION	60	1500	230 VAC	$\overline{20}$	0.075	
D. Fu (2008, 88%) [54]		$\overline{10}$	3700	600 VDC	$1.3*$	$2.78*$	700
S. Mao (2011) [41]		35	$\overline{2000}$		$1.1*$	$1.75*$	400
N. Shafiei (2013, 84%) $\overline{55}$		10	1100	100 VAC	$0.99*$	$1.11*$	$\overline{127}$
W.C. Hsu (2017, 79%) [58]		40	$\overline{300}$	400 VDC	$0.5*$	$\overline{0.6*}$	$\overline{80}$
S. Mao (2018, 80%) [57]		$\overline{20}$	500	250 VDC			400
S. Park (2018, 73%) [56]		35	$\overline{200}$	60 VDC	0.188	1.08	1250
S. Park (2019, 77%) [40]		54	100	45 VDC		0.64	$3000 -$ 7000

Table **A. 1:** Weight and specific power of commercial high voltage dc-dc power supplies and academic designs at low to medium power level, corresponding to Fig. 1-4. The reported efficiencies of academic designs are listed next to the citations.

***** These are estimated from the paper

Table **A.2:** Weight and specific power of selected commercial high voltage dc-ac power supplies and academic designs at hundreds of W, corresponding to Fig. **1-6.** The reported efficiencies of academic designs are listed next to the citations.

***** These are estimated from the paper.

 $\sim 10^{-10}$

Appendix B

Weight study of high voltage transformers

This appendix contains the essence of the weight study of high voltage transformers. The transformer weight studies in Chapter 2, Chapter 4 and Chapter **5** are all based on this chapter but with their own variations. The common thoughts and models they share are explained in this chapter, and the variations for each case are explained in their own appendices. The high voltage transformers considered in this chapter is ungapped, assuming to have a large enough magnetizing inductance. Whereas in Chapter 2, the parasitic capacitances of the transformer is modeled and used as part of the circuit operation, and in Chapter 4, the parasitic inductance is modeled and used as part of the circuit operation.

Figure B-i shows a high-level flow chart of the weight study. Each operating point is defined by four parameters: transformer input voltage amplitude V_{pri} , output voltage amplitude V_o , frequency **f** and output power P_o . At each operating point, we sweep core and winding designs, then we down-select these designs with a set of loss and physical constrains. Eventually we estimate the weight and find a few lightest designs for this specific operating point. Repeating this process for each operating point, we get a map of how the lightest design changes with each operating parameter.

Section B.1 presents the models of the core, covering shape, size and core loss estimation. Section B.2 presents the models of the winding, covering wire size, winding pattern and copper loss estimation. Section B.3 explains the loss and physical con-

Figure B-1: Weight study flow chart for the high voltage transformers.

strains used to rule out "unqualified" designs. Section B.4 presents how the weight is calculated.

B.1 Core

B.1.1 Core dimensions

We consider EE, ER cores across this thesis. But in this appendix, we also list equations for **U** and UR cores. **All** are shown in Fig. B-2. The variables defining each core and its size are also marked in Fig. B-2:

- **"** Window height *H* and width *W*
- EE/U core thickness T and center-leg width L_c
- **"** ER/UR core center-leg radius *rAc*

From the above variables, we can calculate other dimensional parameters for future use (to calculate core loss, weight, etc):

• Core cross-sectional area \boldsymbol{A}_c : in EE core, $A_c = L_cT$, in ER core, $A_c = \pi r_{Ac}^2$

Figure B-2: Dimension annotations for **EE/ER/U/UR** core. **EE** and **U** cores are easy to customize and machine; ER and UR cores are favorable for high voltage designs because they have fewer sharp corners. For **E** cores **(EE** or ER), we assume the center-leg cross sectional area is split in half to each side-leg.

- Core effective length L_e : in EE core, $L_e = 2(H + L_c) + 2(W + L_c)$, in ER core,
	- $L_e = 2(H + 2r_{Ac}) + 2(W + 2r_{Ac})$
- Core window area $W_a = HW$
- Core volume $V_{core} = A_c L_e$

In Chapter 2, off-the-shelf pre-made core sizes are considered, as listed in Table. B.1. In Chapter **5** and Chapter 4, customizable dimensions are considered.

B.1.2 Core material and losses

Different core materials are considered in different chapters. In common, we estimate the core loss as follow:

• Use standard Steinmetz equations to estimate the core loss P_{core}

$$
P_{core} = CoreLossMultiple \times V_{core} \times K_1 \times f^{\alpha} \times B_m^{\beta}
$$
 (B.1)

o Calculate the maximum B field assuming the voltages in and out are both sinusoidal,

$$
B_m = \frac{\lambda}{2N_p A_c}, \lambda = \frac{V_{pri}}{\pi f}
$$
 (B.2)

- **"** Increase the core loss estimation **by 1.5** times **by** setting *CoreLossMultiple* to **1.5'.**
- Steinmetz parameters K_1 , α and β are calculated for the operating point frequency **f** from the core loss data provided in the manufacture datasheet (except Hitachi's **ML91S,** the data of which is provided **by** Rod Bayliss from his experiments) **2**

¹This is because from the author's empirical experiences, the core loss estimation using Steinmetz equations is $40-60\%$ of the actual core loss.

² Most loss data in the datasheets is measured at discrete frequencies, therefore the author uses the Steinmetz parameters from adjacent loss curves (in the range of **0.6f** to 1.4f) for **f.**

Table B.1: A list of off-the-shelf core size considered in the transformer weight study in some Chapters.

 \sim

B.2 Winding

B.2.1 Wires and winding patterns

(b) Top view (only showing **EE** and **U** core here, ER and UR core are similar)

Figure B-3: Front and top view of the winding patterns in considerations. For **E** core center-leg, the secondary can only be wound in the *H* direction around the primary. For **U** core or **E** core double-leg, the secondary can be wound on both the H and the W direction of the core. For E core double-leg case, we limit the secondary on **3** sections of the side legs, not on the center leg. See Fig. B-4 for more details. (The illustration here does not show sectioning the secondary winding to reduce capacitance, which is considered in Chapter **D)**

There are three winding patterns we consider in this thesis, as shown in Fig. B-**3: E** core center-leg winding, **E** core double-leg winding, and **U** core. There are 12 parameters defining each winding pattern, five of which are swept as variables, and the rest can be calculated from the already defined variables:

e Sweeping variables **(5):**

- **-** Primary the number of turns *N,*
- **-** Primary number of layers *Ml,*
- **-** Secondary number of layers *M1,*
- **-** Primary wire, the number of strands of litz in the wire, *Pri-Nstrands,* swept from *MinPriNstrands to MaxPriNstrands* with one strand incrementally:

$$
MinPr(Nstrands = floor(\frac{\frac{2P_o}{\eta V_{pri}J_{wmax}}}{\pi \frac{ds^2}{4}}) + 1;
$$
 (B.3)

$$
MaxPrINstrands = floor(\frac{\frac{1.2 \times 2P_o}{\eta V_{pri} J_{wmax}}}{\pi \frac{ds^2}{4}}) + 1; \tag{B.4}
$$

- Secondary wire, the number of strands of litz in the wire, *Sec-Nstrands,* swept from *MinSecNstrands to MaxSecNstrands* with one strand incrementally:

$$
MinSecN strands = floor(\frac{\frac{2P_o}{V_o J_{wmax}}}{\pi \frac{ds^2}{4}}) + 1;
$$
 (B.5)

$$
MaxSecN strands = floor(\frac{\frac{1.2 \times 2P_o}{V_o J_{wmax}}}{\pi \frac{ds^2}{4}}) + 1;
$$
 (B.6)

- $-$ In the above equations, η is the targeted transformer efficiency (set to 95%, corresponding to the loss constrains in Section B.3), *Jwmax* is the maximum current density in the wire (set to **500** A/cm3), *ds* is the diameter of a single strand litz, where $ds = \max(\text{skin depth at f}, \text{minimal available litz})$ diameter).
- **e** Calculated parameters **(7):**
	- **-** Primary numbers of turns per layer *Pri₋perlayer* = $floor(\frac{N_p}{Ml_p}) + 1$
	- Secondary the number of turns $N_s = N_p \frac{V_o}{V_{mi}}$
	- **-** Secondary numbers of turns per layer *Sec-perlayer:*
		- * For EE/ER center-leg or U/UR, $Sec_{perlayer} = floor(\frac{N_s}{ML_s}) + 1$
		- *** For EE/ER double-leg, we only consider one of the window due to symmetric: $Sec_{perlayer} = floor(\frac{N_s}{2Ml_s}) + 1$

 $-$ Primary wire diameter $Pri_{WireSize}$ and overall diameter $Pri_{FullWireSize}$: primary wire consists of $Pri_{Nstrands}$ strands of litz wire as a bundle and a jacket that can sustain V_{pri} . **Pri** $W_{ireSize}$ is calculated such that it yields the same area as the sum of all litz, with a discount factor representing the inefficiency of twisting litz wires into a bundle³; and adding the jacket thickness⁴ gives the $\text{Pri}_{\text{FullWireSize}}$.

$$
Priv_{\text{ireSize}} = 2\sqrt{\frac{Priv_{\text{strands}}\frac{ds^2}{4}}{LitzFactor}}
$$
\n
$$
Priv_{\text{ireSize}} = Priv_{\text{ireSize}} + 2\frac{V_{\text{pri}}}{DielectricStrength}
$$

- Secondary wire diameter *Secwiresize* and overall diameter *Secmulwiresize*

$$
Sec_{WireSize} = 2\sqrt{\frac{Sec_{Nstrands}\frac{ds^2}{4}}{LitzFactor}}
$$

$$
Sec_{FullWireSize} = Sec_{WireSize} + 2\frac{V_o}{DielectricStream}
$$

From the above 12 parameters, we can calculate two more parameters for future use (to calculate copper loss, weight, etc): primary winding total length *TL,* and secondary winding total length *TLs* considering core insulation, see Table B.2 (recommend referring Fig. B-3b to derive/understand the equations)⁵.

³LitzFactor is set to **0.8** as an empirical estimation

⁴We assume all insulation materials used (around wire or core) are **TEFLON** with a density of 2.2 g/cm3. For the wire and the core insulation, we assume the *DielectricStrength* is 200 kV/cm and **100** kV/cm **[133]** respectively. The reason is that the wire is manufactured professionally in a dust-free environment (the wire catalog in Table confirms that 200 kV/cm is the average dielectric strength of the off-the-shelf wires), whereas the core insulation is manufactured **by** ourselves therefore requires a bigger margin.

⁵In all equations, $T_{CoreInsu}$ is the core insulation thickness, calculated as $T_{CoreInsu}$ = DielectricStrength. We assume all insulation materials used is **TEFLON** with a *DielectricStrength* of 100kV/cm **[133]**

Table B.2: Equations to calculate primary and secondary winding $(TL_p$ and $TL_s)$ total length for different core shape and winding patterns

B.2.2 Copper loss

Copper loss is estimated using Dowell's equations for litz wires, same as in **[111].** The ratio of ac resistance versus dc resistance for each winding is:

$$
Fr_{Pri} = X_{Pri}(\frac{sinh(2X_{Pri}) + sin(2X_{Pri})}{cosh(2X_{Pri}) - cos(2X_{Pri})} + \frac{2(Ml_p^2 Pri_{Nstrands} - 1)}{3} \frac{sinh(X_{Pri}) - sin(X_{Pri})}{cosh(X_{Pri}) + cos(X_{Pri})}
$$

\n
$$
Fr_{Sec} = X_{Sec}(\frac{sinh(2X_{Sec}) + sin(2X_{Sec})}{cosh(2X_{Sec}) - cos(2X_{Sec})} + \frac{2(Ml_s^2 Sec_{Nstrands} - 1)}{3} \frac{sinh(X_{Sec}) - sin(X_{Sec})}{cosh(X_{Sec}) + cos(X_{Sec})})
$$

Where

$$
X_{Pri} = \frac{ds}{2skindepth\sqrt{\pi K_{Pri}}}, K_{Pri} = \frac{\sqrt{\pi Pr_{Nstrands}}ds}{2Pr_{WireSize}}
$$

$$
X_{Sec} = \frac{ds}{2skindepth\sqrt{\pi K_{Sec}}}, K_{Sec} = \frac{\sqrt{\pi Sec_{Nstrands}}ds}{2Sec_{WireSize}}
$$

Therefore the loss in each winding and the total copper loss are:

$$
Rac_{Pri} = Rdc_{Pri}Fr_{Pri} = Fr_{Pri}\frac{\rho TL_p}{\pi Pri_{WireSize}^2}
$$

$$
Rac_{Sec} = Rdc_{Sec}Fr_{Sec} = Fr_{Sec}\frac{\rho TL_s}{\pi Sec_{WireSize}^2}
$$

$$
Pcopper = I_{prms}^2 Rac_{Pri} + I_{srms}^2 Rac_{Sec}
$$

B.3 Constrains

B.3.1 Loss and thermal constrains

Losses: core loss P_{core} , copper loss P_{copper} and total loss P_{core} + P_{copper} all less than 5% of P_o , corresponding to the targeted efficiency $\eta > 95\%$ mentioned in Section B.2.

Current density: as mentioned in Section B.2, we impose a current density limit of **500** A/cm3 on both primary and secondary wires.

Flux density: the maximum flux density B_m needs to be smaller than 75% of the saturation flux density of the core material B_{SAT} .

Steady state temperature is calculated in the same way as in **[111],** using the parameters for the pot core. This would be an overestimation for **E** and **U** core, but provides a safe margin.

$$
R_{th} = 0.01631(A_cW_a)^{-0.405}
$$

$$
T_{absolute} = R_{th}(P_{copper} + P_{core}) + 25
$$

$$
60^{\circ}C \le T_{absolute} \le 90^{\circ}C
$$

B.3.2 Physical constrains

Overall packing factor: defined as the percentage the area taken **by** the wires (both copper and wire jackets) in the window area

$$
Overall packing factor = \frac{\pi (N_p Pri_{FullWireSize}^2 + N_s Sec_{FullWireSize}^2)}{4W_a}
$$

0.01 \leq Overall packing factor \leq 0.7

Primary and secondary windings fit the window in both *H* and *W* directions considering insulation. The constrains vary for different winding patterns and core shapes, see Table B.3 for each case. See Fig. B-4 to help understanding the derivation for **E** core double-leg winding and **U** core winding.

Core shape	Winding pattern	Direc tion	Wind ing	Constrains
EE/ER core	center-leg	H	Pri	$Pri_{perlayer} \times Pri_{FullWireSize} \leq H-2T_{CoreInsu}$
			Sec	$Sec_{perlayer} \times Sec_{FullWireSize} \leq H-2T_{CoreInsu}$
		W	Both	$Ml_p \times Pri_{FullWireSize} + Ml_s \times Sec_{FullWireSize} \leq W - 3T_{CoreInsu}$
	double-leg	H	Pri	$Pr_{\text{perlayer}} \times Pr_{\text{FullWireSize}} \leq H - 2T_{\text{CoreInsu}}$
٠			Sec	$(N_{s3}+2Ml_s)\times Sec_{FullWireSize} \leq H-2T_{CoreInsu}$
		W	Both	$Ml_p \times Pri_{FullWireSize} + N_{s2} \times Sec_{FullWireSize} \leq W - 3T_{CoreInsu}$
U/UR core		$\bm H$	Both	$Pr_{perlayer} \times Pr_{FullWireSize} + N_{s1} \times Sec_{FullWireSize} \leq H - 3T_{CoreInsu}$
		W	Both	$Ml_p \times Pri_{FullWireSize} + N_{s2} \times Sec_{FullWireSize} \leq W - 3T_{CoreInsu}$ and $Ml_s \times Sec_{FullWireSize} + N_{s2} \times Sec_{FullWireSize} \leq W - 2T_{CoreInsu}$

Table B.3: Constrains on primary and secondary winding to fit in the window area

Figure B-4: Annotations of the winding for **E** core double-leg and **U** core. For **E** core double-leg, we limit $N_{s1} = 0$ and $N_{s2} = N_{s4}$ for simplicity.

B.4 Weight estimation

- Core weight: density 4.8 g/cm^3 , weight is $W_{core} = \rho_{core}V_{core}$
- **"** Wire copper weight: density **8.96** g/cm3 , primary and secondary wire weights

$$
W_{\text{prique}} = \rho_{\text{copper}} \pi \frac{\text{Pri}_{\text{WireSize}}^2}{4}
$$

$$
W_{\text{sec}_{\text{wire}}} = \rho_{\text{copper}} \pi \frac{\text{Sec}_{\text{wiresize}}^2}{4}
$$

• Wire insulation weight: assume TEFLON, densitys 2.2 g/cm^3 [133], primary and secondary wire insulation weights are

$$
W_{pri_{insu}} = \rho_{TEFLON}\pi \frac{Pr_{FullWireSize}^{2} - Pr_{WireSize}^{2}}{4}
$$

$$
W_{sec_{insu}} = \rho_{TEFLON}\pi \frac{Sec_{FullWireSize}^{2} - Sec_{WireSize}^{2}}{4}
$$

- Core insulation weight: assume TEFLON, density 2.2 g/cm^3 [133], weight is $W_{CoreInsu} = \rho_{TEFLON} V_{CoreInsu}$ where core insulation volume is defined as $V_{CoreInsu}$
	- $-$ **EE** core, $V_{CoreInsu} = T_{CoreInsu}(2H(L_c + 2T) + 4W(L_c + 2T) + H(2L_c + 2T))$
	- $-$ U core, $V_{CoreInsu} = T_{CoreInsu}(2H(2L_c + 2T) + 2W(2L_c + 2T))$
	- $-$ ER core, $V_{CoreInsu} = T_{CoreInsu}(2H\sqrt{2}\pi r_{Ac} + 4W\sqrt{2}\pi r_{Ac} + H2\pi r_{Ac})$
	- $-$ UR core, $V_{Corelnsu} = T_{Corelnsu}(2H2\pi r_{Ac} + 2W2\pi r_{Ac})$

are

Appendix C

Weight study of inductor

Similar with Appendix B, this appendix contains the core of the weight study of inductors in Chapter 2, Chapter 4 and Chapter **5.** For clarity, we mirror the sections in Appendix B here with updated assumptions and equations for an inductor **-** some may be repetitive since most of the models and constrains used for transformers apply to inductors too.

The inductor considered in this thesis is EE-core or ER-core based and gapped in the center leg. We consider two operating conditions of the inductor in this thesis: a) In Chapter 2, 4 and part of Chapter **5,** we assume the inductor *L* resonates with a capacitor *C* in a parallel resonant tank driven **by** a 50%-duty-ratio square-wave ac source (Fig. C-la). We estimate the core loss with the standard Steinmetz equations. **b)** In Chapter **5** the Resonant-Transition Boost Converter (RTC) section, we assume the inductor *L* operates in the RTC (Fig. **C-1b)** and include the dc current loss when estimating the copper loss.

Similar with Fig. B-1, Fig. **C-2** shows a high-level flow chart of the weight study. Each operating point is defined **by** four parameters: inductor maximum current **ILmax,** inductance \bf{L} , frequency \bf{f} and output power \bf{P}_o of either the resonant tank or the RTC.

(a) Inductor in a resonant tank

(b) Inductor in a RTC boost converter

Figure **C-1:** Inductor schematics

Figure **C-2:** Weight study flow chart for the inductor.

C.1 Core

C.1.1 Core dimensions

We consider **EE** and/or ER cores for inductor design, same as the ER core shown in Fig. B-2. The parameters defining the core size is the same as in Chapter B. One additional parameters for the inductor is the airgap:

- **"** For the resonant tank inductor, we calculate the airgap from the inductance and other core-size related parameters $g_{gap} = \frac{\mu_0 A c N_L^2}{L} - \frac{L}{\mu_0}$
- For the inductor in a resonant transition boost converter, we do vise versa: sweep the airgap between **0.1** mm to **10** mm, and calculate the inductance.

C.1.2 Core material and losses

The core loss P_{core} is estimated using:

***** Standard Steinmetz equations in the case where the inductor only sees ac current

$$
P_{core} = CoreLossMultiple \times V_{core} \times K_1 \times f^{\alpha} \times B_m^{\beta}
$$
 (C.1)

• In the above equations, B is instantaneous B field and B_m is the maximum B field where

$$
B_m = \frac{\mu_0 N_L I_{Lmax}}{L_e \mu_e}, \mu_e = \frac{\mu_r}{1 + \frac{\mu_r g_{gap}}{L_e}} \tag{C.2}
$$

• *CoreLossMultiple* is set to 1.5 and Steinmetz parameters K_1 , α and β are calculated for the operating point frequency **f** from the manufacture datasheet.

C.2 Winding

C.2.1 Wires and winding patterns

We consider center-leg winding for the inductor design (Fig. B-3). There are **6** parameters defining the winding pattern, **3** of which are swept as variables, and the rest are calculated:

- * Sweeping variables **(3):**
	- **-** Number of turns *NL*
	- **-** Number of layers *Ml*
	- **-** The number of strands of litz in the wire, *Nstrand,* swept from *MinNstrands to MaxNstrands* with one strand incrementally:

$$
MinNstrands = floor(\frac{\frac{2I_{Lmax}}{J_{wmax}}}{\pi \frac{ds^2}{4}}) + 1;
$$
\n(C.3)

$$
MaxNstrands = floor(\frac{\frac{1.2 \times 2I_{L_{max}}}{J_{w_{max}}}}{\pi \frac{ds^2}{4}}) + 1;
$$
 (C.4)

- $-$ In the above equations, η is the targeted inductor efficiency (set to 98%), J_{wmax} is the maximum current density (set to $500 \,\mathrm{A/cm^3}$), *ds* is the diameter of a single strand litz, where $ds = max(\text{skin depth at } f, \text{minimal})$ available litz diameter).
- Calculated parameters **(3):**
	- Numbers of turns per layer $Nperlayer = floor(\frac{N_L}{Ml}) + 1$
	- **-** Wire diameter *WireSize* and overall diameter *FullWireSize:*

$$
WireSize = 2\sqrt{\frac{Nstrand\frac{ds^2}{4}}{LitzFactor}}
$$

\n
$$
FullWireSize = Wiresize + 2\frac{V_{Lmax}}{DielectricStream}
$$

We further calculate the winding total length $TL = 2\pi N_L(r_{Ac} + T_{LCoreInsu} +$ $0.5Ml \times FullWireSize)$ for future use (to calculate copper loss, weight, etc)¹.

C.2.2 Copper loss

Copper loss is estimated using the same Dowell's equations as for the transformer.

$$
F_r = X\left(\frac{\sinh(2X) + \sin(2X)}{\cosh(2X) - \cos(2X)} + \frac{2(Ml^2N_{strand} - 1)}{3}\frac{\sinh(X) - \sin(X)}{\cosh(X) + \cos(X)}\right)
$$

$$
X = \frac{ds}{2skindepth\sqrt{\pi K}}, K = \frac{\sqrt{\pi N_{strand}}ds}{2WireSize}
$$

Therefore in the case where the inductor current only contains ac component, the copper loss is:

$$
P_{copper} = I_{L_{rms}}^2 R_{ac}
$$

$$
R_{ac} = R_{dc}F_r = F_r \frac{\rho T L}{\frac{\pi WireSize^2}{4}}
$$

¹ $T_{LCoreInsu}$ is the core insulation thickness, calculated as $T_{LCoreInsu} = \frac{V_{Lmax}}{DiectricStrength}$. We assume all insulation materials used is **TEFLON** with a *DielectricStrength* of 100kV/cm **[133].** *VLmaxis* the maximum inductor voltage, which can be calculated from *ILmax*

In the case where the inductor current has dc bias, the copper loss is:

$$
Pcopper = I_{Lave}^{2} Rdc + I_{Lac_{1rms}}^{2} R_{ac}
$$

Where $I_{L_{ave}}$ is the average inductor current and $I_{L_{ac_{1rms}}}$ is the rms of the fundamental of the inductor current ac component.

C.3 Constrains

C.3.1 Loss and thermal constrains

Losses: core loss P_{core} , copper loss P_{copper} and total loss P_{core} + P_{copper} all less than 2% of P_o , corresponding to the targeted efficiency $\eta > 98\%$.

Current density: as mentioned in Section **C.2,** we impose a current density limit of 500 A/cm^3 on wires.

Flux density: the maximum flux density B_m needs to be smaller than 75% of the saturation flux density of the core material B_{SAT} .

Steady state temperature is calculated in the same way as for transformer.

$$
R_{th} = 0.01631(A_cW_a)^{-0.405}
$$

$$
T_{absolute} = R_{th}(P_{copper} + P_{core}) + 25
$$

$$
60^{\circ}C \le T_{absolute} \le 90^{\circ}C
$$

C.3.2 Physical constrains

Overall packing factor: defined as the percentage the area taken **by** the wires (both copper and wire jackets) in the window area

$$
Overall packing factor = \frac{\pi N_L FullWireSize^2}{4W_a}
$$

$$
0.01 \leq Overall packing factor \leq 0.7
$$

Windings fit the window in both H and W directions considering insulation:

- For the *H* direction, $N_{perlayer} \times FullWireSize \leq H 2T_{LCoreInsu}$
- For the *W* direction, $Ml \times FullWireSize \leq W 3T_{LCoreInsu}$

C.4 Weight estimation

- Core weight: density 4.8 g/cm^3 , weight is $W_{core} = \rho_{core} V_{core}$
- \bullet Wire copper weight: density $8.96 \,\mathrm{g/cm^3},$ $W_{wire} = \rho_{copper} \pi \frac{WireSize^2}{4}$
- **"** Wire insulation weight: assume **TEFLON,** densitys 2.2 **g/cm ³[133],**

 $W_{WireInsu} = \rho_{TEFLON} \pi \frac{FullWireSize^2 -WireSize^2}{4}$

• Core insulation weight: assume TEFLON, density 2.2 g/cm^3 [133], same as in Chapter B.

Appendix D

First generation HVDC

This appendix contains the detailed weight study of the voltage multiplier in Section **D.1** and that of the core-based and the air-core transformers in Section **D.2.** Section **D.3** explains the details of the weight optimization of the inverter and the transformer stage. Section D.4 includes the build process of the hardware. Section **D.5** details how to set up a high voltage experimental apparatus in general.

D.1 Voltage multiplier

D.1.1 Diodes and capacitors

Capacitors from Digikey that block in between **1** to **15kV** are surveyed. They are divided into **5** groups according to their type and form factor (two main factors driving the weight). Their capacitances and dc voltage rating are plotted in Fig. **D-1.** The weight of selected capacitors is measured as in Table. **D.2.** Linear relationships for ceramic SMT capacitors rated in **1-6.3** kV are plotted in Fig. **D-2.** Together with Fig. 2-1, these linear relationships are used in the weight study of voltage multiplier.

Several diodes that block between 1 to **15kV** are surveyed and listed in Table. D.1.

Figure **D-1:** Capacitances and dc rated voltages of different types of high voltage capacitors **(1 - 15kV)** from Digikey (active and in stock in Nov. **2019).**

Figure **D-2:** Capacitance and voltage dependency of high-voltage capacitors in **1- 6.3kV** (the dots are the measured weights and the lines are their polynomial fits.)

Table **D.1:** List of high voltage diodes considered in the voltage multiplier study for 1st generation high voltage dc-dc power converter.

Manufa cturer	Part No.	Material	Mounti ng	Rated Voltage (kV)	Capacit ance (pF)	Weight (g)	Energy Stored per gram (mJ/g)	Manufa cturer	Part No.	Material	Mounti nq	Rated Voltage (kV)	Capacit ance (pF)	Weight (g)	Energy Stored per gram (mJ/g)	
Vishav	VJ1206A221JXGAT5Z	Ceramic C0G	SMT		220	0.03	3.67		KEMET C1812C101JZGAC7800	Ceramic C0G	SMT	2.5	100	0.0935	3.34	
Vishay	VJ1210A222JXRAT5Z	Ceramic C0G	SMT	1.5	2200	0.07	35.36		KEMET C1812C471JZGACTU	Ceramic C0G	SMT	2.5	470	0.1	14.69	
KEME	C0603C221JDGACAUTO	Ceramic C0G	SMT		220	0.0045	24.44		KEMET C1825C561JZGACTU	Ceramic C0G	SM1	2.5	560	0.1911	9.16	
KEME	C0805C821JDGACAUTO	Ceramic C0G	SMT		820	0.0137	29.93		KEMET C1825C821JZGACTU	Ceramic C0G	SMT	2.5	820	0.2168	11.82	
KEME	C1206C101JDGACTU	Ceramic C0G	SMT		100	0.019	2.63		KEMET C2220C681JZGACTU	Ceramic C0G	SMT	2.5	680	0.1989	10.68	
KEME	C1206C151JDGACTU	Ceramic C0G	SMT		150	0.0265	2.83		KEMET C2220C102JZGACTU	Ceramic C0G	SMT	2.5	1000	0.2067	15.12	
KEMET	C1206C181JDGAC7800	Ceramic C0G	SMT		180	0.0187	4.81		KEMET C1808C101JHGAC7800	Ceramic C0G	SMT	3	100	0.0581	7.75	
KEMET	C1206C331JDGAC7800	Ceramic C0G	SM1		330	0.0224	7.37		KEMET C1812C151JHGACTU	Ceramic C0G	SMT	3	150	0.0926	7.29	
KEME1	C1206C471JDGACTU	Ceramic C0G	SMT		470	0.0312	7.53		KEMET C1812C221JHGACAUTO	Ceramic C0G	ISMT		220	0.1231	8.04	
KEMET	C1206C681JDGAC7800	Ceramic C0G	SMT		680	0.0328	10.37		KEMET C1812C331JHGAC7800	Ceramic C0G	SMT		330	0.1536	9.67	
KEMET	C1206C102JDGACTU	Ceramic C0G	SMT		1000	0.036	13.85	KEMET	C2225C471JHGACTU	Ceramic COG	SMT		470	0.2445	8.65	
KEMET	C1210C222JDGACTU	Ceramic C0G	SMT		2200	0.0936	11.75	Murata	DEBE33D102ZA2B	Ceramic E	Leads	っ	1000	0.32	6.25	
KEME	C1210H272JDGACTU	Ceramic C0G	SMT		2700	0.0937	14.41	Murata	GR455DR73D103KW01L	Ceramic X7R	SMT	2	10000	0.29	68.97	
KEMET	C1210C682JDGACAUTO	Ceramic C0G	SMT		6800	0.0758	44.85	Murata	DECB33J221KC4B	Ceramic B	Leads	6.3	220	0.85	5.14	
KEMET	C1812C152JDGACTU	Ceramic C0G	SMT		1500	0.0934	8.03	Murata	DECB33J102KC4B	Ceramic B	Leads	6.3	1000	2.22	8.94	
KEMET	C1812C472JDGACTU	Ceramic C0G	SMT		4700	0.1589	14.79	Vishay	615R100GAST50	Ceramic Y5R	Leads	10	500	2.89	8.65	
KEMET	C1812C103JDGACAUTO	Ceramic C0G	ISMT		10000	0.1174	42.59	Murata	DHR4E4A151K2BB	Ceramic ZM	Leads	10	150	0.873	8.59	
KEMET	C1825C332JDGAC7800	Ceramic C0G	SMT		3300	0.202	8.17	Murata	DHR4E4A221K2BB	Ceramic ZM	Leads	10	220	0.92	11.96	
KEMET	C2225C822JDGAC7800	Ceramic C0G	ISMT		8200	0.236	17.37	Murata	DHR4E4A102K2BB	Ceramic ZM	Leads	10	1000	2.86	17.48	
KEMET	C1206C101JGGACTU	Ceramic C0G	SMT	$\overline{\mathbf{z}}$	100	0.0229	8.73	Murata	FD-10AU	Ceramic Y5P	Screw	10	250	16.89	0.74	
KEMET	C1206C151JGGAC7800	Ceramic C0G	SMT	$\overline{2}$	150	0.0313	9.58	Murata	DHR4E4B221K2BB	Ceramic ZM	Leads	12	220	1.156	13.70	
KEMET	C1206C221JGGACAUTO	Ceramic C0G	SMT		220	0.0365	12.05	Murata	DHR4E4B331K2BB	Ceramic ZM	Leads	$\overline{12}$	330	1.5	15.84	
KEMET	C1210C331JGGACTU	Ceramic C0G	SMT	$\overline{2}$	330	0.066	10.00	Murata	DHR4E4B102K2BB	Ceramic ZM	Leads	12	1000	3.52	20.45	
KEMET	C1808C471JGGAC7800	Ceramic C0G	SMT	$\overline{2}$	470	0.0541	17.38	Vishav	615R150GATD10AM	Ceramic Y5R	Leads	15	1000	18.48	6.09	
KEME	C1808C681JGGAC7800	Ceramic C0G	SMT	ヮ	680	0.0829	16.4	Murata	DHR4E4C221K2BB	Ceramic ZM	Leads	15	220	1.5	16.50	
KEME ⁻	C1812C102JGGACTU	Ceramic C0G	SMT	$\overline{2}$	1000	0.1164	17.18	Murata	DHR4E4C471K2BB	Ceramic ZM	Leads	15	470	2.82	18.75	
KEME ⁻	C1812H122JGGACTU	Ceramic C0G	SMT	$\overline{2}$	1200	0.1507	15.93	Murata	DHR4E4C681K2BB	Ceramic ZM	Leads	15	680	3.82	20.03	
KEME	C1825C152JGGACTU	Ceramic C0G	SMT	$\overline{2}$	1500	0.1657	18.1	Murata	DHR4E4C102K2FB	Ceramic ZM	Leads	15	1000	5.6	20.09	
KEME	C2225C392JGGACTU	Ceramic C0G	SMT	$\overline{2}$	3900	0.3946	19.7	Murata	DHS4E4D881MHXB	Ceramic ZM	Screw	20	880	39.3	4.48	
KEME	C2824C562JGGACAUTO	Ceramic C0G	SMT	2	5600	0.5029	22.2	Murata	UHV-224A	Ceramic Z51	Screw	20	1000	50.64	3.95	
KEME	C3040H103JGGACT050	Ceramic C0G	SMT		10000	0.8705	22.98	KEMET	746F110GY00M	Film	Leads		1100	0.69	3.19	
KEME	C1808C221JZGACTU	Ceramic C0G	ISM	2.5	220	0.0795	8.65	MWS	152MWS402KG	Film	Leads		5000	3.289	36.49	
KEMET	C1808C331JZGAC7800	Ceramic C0G	SMT	2.5	330	0.0779	13.24	MWS	152MWS103KT	Film	Randa	10 ¹	15000	RA	85 23	

**OF ALL AND CONSOLUTE A LOCAL CONSOLUTE A LOCAL CONSOLUTE A LOCAL CONSOLUTE A LOCAL CONSOLUTION OF THE LOCAL CONS
Table D.2: List of capacitors considered in the voltage multiplier study for 1st gen**eration high voltage dc-dc power converter. Energy stored per gram is calculated **by** *O.5C(RatedVoltage)2/weight.* Please note that the part numbers ends with **"AUTO"** usually have lower weight at the same voltage and capacitance, presumably because they are designed for automotive industry where weight is also a critical for system performance.

D.1.2 Analysis of the voltage multipliers (VMs) in the slow**switching limit**

We decide the capacitance values **by** assuming the VM is in slow-switching limit **(SSL)** (assume the capacitor's voltage shows obvious charge and discharge in each switching state and result in losses (i.e., a voltage droop at the load terminal compared with no load cases).

Type	Elements	Stage 1	Stage 2	\cdots	Stage n-1	Stage n
Half-	Odd Caps	$C_1:nQ$	$C_3: (n-1)Q$	\cdots	$C_{2n-3}: 2Q$	$C_{2n-1}:Q$
wave	Even Caps	C_2 : $(n-0.5)Q$	C_4 : $(n-1.5)Q$	\cdots	$C_{2n-2}:1.5Q$	$C_{2n}: 0.5Q$
$\rm CW$	Diodes	$\overline{D_1}, D_2:Q$	$\overline{D_3},D_4:Q$	\cdots	$D_{2n-3}, D_{2n-2}: Q$	$D_{2n-1}, D_{2n}: Q$
Half-	Odd Caps	$C_1:Q$	$C_3:Q$	\cdots	$C_{2n-3}:Q$	$C_{2n-1}:Q$
wave	Even Caps	$C_2: (n-0.5)Q$	$C_4:(n-1.5)Q$	\cdots	$C_{2n-2}: 1.5Q$	$C_{2n}: 0.5Q$
Dickson	Diodes	$D_1, D_2 : Q$	$D_3, D_4:Q$	\cdots	$D_{2n-3}, D_{2n-2}: Q$	$D_{2n-1}, D_{2n}: Q$
Full-	Odd Caps	$C_1: 0.5nQ$	$C_3: 0.5(n-1)Q$	\ddotsc	$C_{2n-3}:Q$	$C_{2n-1}: 0.5Q$
wave	Even Caps	$C_2:0$	$C_4:0$	\cdots	$C_{2n-2}:0$	$C_{2n}:0$
CW	Diodes	$D_1 - D_4 : 0.5Q$	$D_5-D_8: 0.5Q$	\cdots	$D_{4n-7} - D_{4n-4} : 0.5Q$	$D_{4n-3}-D_{4n}:0.\overline{5Q}$
Full-	Odd Caps	$C_1: 0.5Q$	$C_3: 0.5Q$	\cdots	$C_{2n-3}: 0.5Q$	$C_{2n-1}: 0.5Q$
wave	Even Caps	$C_2:0$	$C_4:0$	\cdots	$C_{2n-2}:0$	$C_{2n}:0$
Dickson	Diodes	$\overline{D_1 - D_4} : 0.5Q$	$D_5 - D_8 : 0.5 Q$	\cdots	$D_{4n-7} - D_{4n-4} : 0.5Q$	$D_{4n-3}-D_{4n}: 0.5Q$

Table **D.3:** Charge flow through each diode/capacitor in four VM topologies (a summary of Fig. **D-3)**

Type	Elements	Stage 1	Stage 2	\cdots	Stage n-1	Stage n
Half-	Odd Caps	$C_1:V_{ac}$	$C_3:2V_{ac}$	\cdots	$C_{2n-3}: 2V_{ac}$	$C_{2n-1}: 2V_{ac}$
wave	Even Caps	$\overline{C_2:2V_{ac}}$	$C_4:2V_{ac}$	\cdots	$C_{2n-2}: 2V_{ac}$	$C_{2n-2}:2V_{ac}$
$\rm CW$	Diodes	$D_1, D_2 : 2V_{ac}$	$D_3, D_4: 2V_{ac}$	\cdots	$D_{2n-3}, D_{2n-2}: 2V_{ac}$	$D_{2n-1}, D_{2n} : 2V_{ac}$
Half-	Odd Caps	$C_1:V_{ac}$	$C_3:3V_{ac}$	\cdots	$C_{2n-3}: (2n-3)V_{ac}$	C_{2n-1} : $(2n-1)V_{ac}$
wave	Even Caps	$C_2:2V_{ac}$	$C_4:2V_{ac}$	\cdots	$C_{2n-2}: 2V_{ac}$	$C_{2n-2}:2V_{ac}$
Dickson	$\rm Diodes$	$\overline{D_1,D_2:2V_{ac}}$	$D_3, D_4: 2V_{ac}$	\cdots	$D_{2n-3}, D_{2n-2} : 2V_{ac}$	$D_{2n-1}, D_{2n} : 2\overline{V_{ac}}$
Full-	Odd Caps	$C_1: 0.5V_{ac}$	$C_3:V_{ac}$	\cdots	$C_{2n-3}: V_{ac}$	$C_{2n-1}: V_{ac}$
wave	Even Caps	$C_2:V_{ac}$	$C_4:V_{ac}$	\cdots	$C_{2n-2}: V_{ac}$	$C_{2n-2}: V_{ac}$
CW	Diodes	$D_1 - D_4 : V_{ac}$	$\overline{D_5 - D_8 : V_{ac}}$	\cdots	$D_{4n-7} - D_{4n-4} : V_{ac}$	$D_{4n-3} - D_{4n} : V_{ac}$
Full-	Odd Caps	$C_1: 0.5V_{ac}$	$C_3:1.5V_{ac}$	\cdots	C_{2n-3} : $(n-1.5)V_{ac}$	C_{2n-1} : $(n-0.5)V_{ac}$
wave	Even Caps	$C_2:V_{ac}$	$\overline{C_4:V_{ac}}$	\cdots	$C_{2n-2}: V_{ac}$	$C_{2n-2}: V_{ac}$
Dickson	$\rm Diodes$	$D_1 - D_4 : V_{ac}$	$\overline{D_5}-D_8:V_{ac}$	\cdots	$D_{4n-7} - D_{4n-4} : V_{ac}$	$D_{4n-3} - D_{4n} : V_{ac}$

Table D.4: Voltage stresses across each diode/capacitor in four VM topologies

See Fig. **D-3** for the charge flow of the 4 VM topologies. The charge flowing through each capacitor and diode is summarized in Table **D.3** and the voltage blocked **by** each capacitor and diode is listed in Table DA4

(a) n-stage half-wave CW multiplier: state **¹ (b)** n-stage half-wave CW multiplier: state 2

(c) n-stage half-wave Dickson multiplier: state **1 (d)** n-stage half-wave Dickson multiplier: state 2

(e) n-stage full-wave CW multiplier: state **¹**

(f) n-stage full-wave CW multiplier: state 2

(g) n-stage full-wave Dickson multiplier: state 1(h) n-stage full-wave Dickson multiplier: state 2

Figure **D-3:** The charge flow of 4 different voltage multiplier topologies. In the analysis, we consider the load as a current source which draws **Q** every cycle.

Table. **D.3** and Table. D.4 are used to **1)** size the diode voltage and current in each stage of each topology; 2) calculate the voltage droop due to the capacitors charging and discharging. The charge going through each capcitor listed in Table. **D.3** is used to calculate the capacitor voltage at the end of each state, as listed in Table.D.5. These voltages are then used to calculate the voltage droop, as listed in Table. 2.1.

As an example, the load regulation characteristics of a n-stage half-wave CW voltage multiplier is derived below (given all odd-indexed capacitors are C_{odd} and all even-indexed caps are C_{even} shown in Fig. 2-2):

$$
V_{OUT_{max}} \simeq V_{C_{2(1)}} + V_{C_{4(1)}} + ... + V_{C_{2n-2(1)}} + V_{C_{2n(1)}}
$$

\n
$$
= V_{IN} + V_{C_1(1)} + V_{C_{3(1)}} + ... + V_{C_{2n-3(1)}} + V_{C_{2n-1(1)}}
$$

\n
$$
= V_{IN} + V_{C_1(1)}
$$

\n
$$
+ V_{IN} + V_{C_1(1)} - \frac{Q_2}{C_2} - \frac{Q_3}{C_3} - \frac{Q_4}{C_4} - \frac{Q_5}{C_5}
$$

\n
$$
+ ...
$$

\n
$$
+ V_{IN} + V_{C_1(1)} - \frac{Q_2}{C_2} - \frac{Q_3}{C_3} - \frac{Q_4}{C_4} - \frac{Q_5}{C_5} - ... - \frac{Q_{2n-4}}{C_{2n-4}} - \frac{Q_{2n-3}}{C_{2n-3}}
$$

\n
$$
+ V_{IN} + V_{C_1(1)} - \frac{Q_2}{C_2} - \frac{Q_3}{C_3} - \frac{Q_4}{C_4} - \frac{Q_5}{C_5} - ... - \frac{Q_{2n-4}}{C_{2n-4}} - \frac{Q_{2n-3}}{C_{2n-3}} - \frac{Q_{2n-2}}{C_{2n-2}} - \frac{Q_{2n-1}}{C_{2n-1}}
$$

\n
$$
= n(V_{IN} + V_{C_1(1)}) - (n - 1)(\frac{Q_2}{C_2} + \frac{Q_3}{C_3}) - (n - 2)(\frac{Q_4}{C_4} + \frac{Q_5}{C_5}) - ...
$$

\n
$$
- 2(\frac{Q_{2n-4}}{C_{2n-4}} + \frac{Q_{2n-3}}{C_{2n-3}}) - (\frac{Q_{2n-2}}{C_{2n-2}} - \frac{Q_{2n-1}}{C_{2n-1}})
$$

\n
$$
= 2nV_{IN} - \left[\frac{n(n+1)(2n+1)}{6C_{odd}} + \frac{n(n-1)(4n-5)}{12C_{even}} \right] Q
$$

Since $Q = \frac{I_{Load}}{f}$, we have

 $\hat{\boldsymbol{\beta}}$

$$
V_{OUT_{max}} = 2nV_{IN} - \left[\frac{n(n+1)(2n+1)}{6C_{odd}} + \frac{n(n-1)(4n-5)}{12C_{even}}\right] \frac{I_{Load}}{f}
$$

			Voltages at the end of		Voltages at the end of					
Type	Odd	State 1	State 2	Even	State 1	State 2				
	C_1	$\overline{Q_{C}}_1$ V_{IN} – $\overline{C_{1} \over Q_{C_{3}}}$	V_{IN}	C ₂	$V_{IN} + V_{C_1(1)}$	$\frac{Q_{C_2}}{C_2}$ $V_{IN} + V_{C_1(1)} -$				
Half-	C_3	$V_{C_2(2)}$ –	$V_{C_2(2)}$	C_4	$V_{C_{3}(1)}$	Q_{C_4} $V_{C_3(1)}$ - C_A				
wave	C_5	Q_{C_5} $V_{C_4(2)}$ - C_{5}	$V_{C_{4}(2)}$	C_6	$V_{C_5(1)}$	$Q_{C_{\tiny 6}}$ $V_{C_5(1)}$ –				
CW										
	C_{2n-3}	$V_{C_{2n-4}(2)}$ – $Q_{C_{2n-3}}$ C_{2n-3}	$V_{C_{2n-4}(2)}$	C_{2n-2}	$V_{C_{2n-3}(1)}$	$V_{C_{2n-3}(1)}-$ $\mathcal{Q}_{C_{2n-2}}$ C_{2n-2}				
	C_{2n-1}	$V_{C_{2n-2}(2)}$ – $\tilde{\cal Q}_{C_{2n-1}}$ $rac{C_{2n}}{C_{2n-1}}$	$V_{C_{2n-2}(2)}$	C_{2n}	$V_{C_{2n-1}(1)}$	$V_{C_{2n-1}(1)}-\frac{Q_{C_{2n}}}{C_{2n}}$				
	C_1	V_{IN} –	V_{IN}	C ₂	$V_{IN} + V_{C_1(1)}$	$\frac{Q_{C_2}}{C_2}$ $V_{C_2(1)} -$				
Half-	C_3	$\frac{V_{IN} - C_1}{V_{C_3(2)} - C_3}$	$V_{C_1(2)} + V_{C_2(2)}$	\mathcal{C}_4	$V_{C_3(1)} - V_{C_1(1)}$	$\overline{Q_{C_4}}$ $V_{C_4(1)}$ –				
wave	C_5	$\frac{Q_{C_5}}{C_5}$ $V_{C_5(2)}$ –	$V_{C_3(2)} + V_{C_4(2)}$	\mathcal{C}_6	$V_{C_5(1)} - V_{C_3(1)}$	$4C_6$ $V_{C_6(1)}$ - C_6				
Dickson										
	C_{2n-3}	$V_{C_{2n-3}(2)} -$ $\scriptstyle{Q_{C_{2n-3}}}$ C_{2n-3}	$V_{C_{2n-5}(2)} + V_{C_{2n-4}(2)}$	C_{2n-2}	$V_{C_{2n-3}(1)}$ - $V_{C_{2n-5}(1)}$	$V_{C_{2n-2}(1)}$ – $Q_{C_{2n-2}}$ C_{2n-2}				
	C_{2n-1}	$V_{C_{2n-1}(2)}-$ $\overline{Q}_{C_{2n-1}}$ $\overline{\frac{C_{2n-1}}{Q_{C_1}}}$	$V_{C_{2n-3}(2)} + V_{C_{2n-2}(2)}$	C_{2n}	$V_{C_{2n-1}(1)} -$ $V_{C_{2n-3}(1)}$	$V_{C_{2n}(1)} - \frac{Q_{C_{2n}}}{C_{2n}}$				
	C_1	$V_{IN} - C_1$	V_{IN}	C_{2}	$V_{C_1(1)}$	Q_{C_2} $V_{C_1(1)} -$ C_2				
Full-	C_3	$\overline{Q_{C_3}}$ $V_{C_2(2)} - \frac{C_3}{C_2}$	$V_{C_2(2)}$	C_4	$V_{C_{3}(1)}$	$Q_{C_{4}}$ $V_{C_3(1)} -$				
wave	C_5	\mathcal{Q}_{C_5} $V_{C_4(2)} -$	$V_{C_4(2)}$	C_6	$V_{C_5(1)}$	$\frac{Q_{C_6}}{C_2}$ $V_{C_5(1)} -$				
CW						\cdots				
	C_{2n-3}	$V_{C_{2n-4}(2)}$ – $\bar{\boldsymbol{Q}}_{C_{2n-3}}$ C_{2n-3}	$V_{C_{2n-4}(2)}$	C_{2n-2}	$V_{C_{2n-3}(1)}$	$V_{C_{2n-3}(1)}$ – $Q_{C_{2n-2}}$ C_{2n-2}				
	C_{2n-1}	$V_{C_{2n-2}(2)}$. $\mathcal{Q}_{C_{2n-1}}$ $\frac{\genfrac{}{}{0pt}{}{\mathcal{Q}_{C_{2n}}}{C_{2n-1}}}{\genfrac{}{}{0pt}{}{\mathcal{Q}_{C_{1}}}{\gamma_{1}}}$	$V_{C_{2n-2}(2)}$	C_{2n}	$V_{C_{2n-1}(1)}$	$V_{C_{2n-1}(1)} - \frac{Q_{C_{2n}}}{C_{2n}}$				
	C_1	$\begin{array}{r} \begin{array}{r} \begin{array}{r} \hline \end{array} \\ \hline \hline \end{array} \\ \begin{array}{r} \hline \begin{array}{r} \hline \begin{array}{r} \hline \begin{array}{r} \hline \begin{array}{r} \hline \begin{array}{r} \hline \end{array} \\ \hline \end{array$	V_{IN}	C ₂	$V_{C_1(1)}$	$\frac{Q_{C_2}}{C_2}$ $V_{C_1(1)} -$				
Full-	C_3	$V_{C_2(2)}$ –	$V_{C_2(2)}$	\mathcal{C}_4	$V_{C_3(1)}$	$\mathcal{Q}_{C_{\small 4}}$ $V_{C_3(1)} - \frac{C_4}{C_{C_2}}$				
wave	C_{5}	$\overline{Q_{C_{5}}}$ $V_{C_4(2)}$ –	$V_{C_{4}(2)}$	C_6	$V_{C_5(1)}$	$\overline{Q_{C_6}}$ $V_{C_5(1)} -$				
Dickson					\cdot .	\cdots				
	C_{2n-3}	$\overline{V}_{C_{2n-4}(2)}$ – $Q_{C_{2n-3}}$ C_{2n-3}	$V_{C_{2n-4}\left(2\right)}$	C_{2n-2}	$V_{C_{2n-3}(1)}$	$V_{C_{2n-3}(1)}$ – $Q_{C_{2n-2}}$ C_{2n-2}				
	C_{2n-1}	$V_{C_{2n-2}(2)} -$ $\tilde{Q}_{C_{2n-1}}$ C_{2n-1}	$V_{C_{2n-2}(2)}$	\mathcal{C}_{2n}	$V_{C_{2n-1}(1)}$	$\frac{Q_{C_{2n}}}{C_{2n}}$ $V_{C_{2n-1}(1)} -$				

Table **D.5:** Capacitor voltages in **SSL** of four voltage multiplier topologies

D.1.3 Weight study of voltage multipliers

Details of weight simulations

The details of all simulations in Fig. **2-3** are listed in Table. **D.6.**

							Flying																						
Topology	Number of stage	Total weight (g)	Total apacitanc e(nF)	Flying cap energy (mJ)	Output cap energy (mJ)	Output mpedance (kohm)	capacitance in each stage											Flying Capacitor Blocking Voltage in Stage x (x = 1, 2,)										Output capacitance in	Output cap blocking voltage
		25.67	0.56	38	75.0	26.7	(pF) 75	10000	$\overline{2}$	$\mathbf{3}$	$\overline{4}$	5	6		8	θ	10	11	12	13	14	15	16	17	18	19	20	ach stage (pF)	in each stage (V)
	গ	59.61	4.37	23.4	150.0	27.3	375	5000	10000																			375 1500	20000.0 10000.0
		75.96	13.58	52.5	225.0	28.7	1050	3333	6667	6667																		3375	6666.
		122.53 183.43	34.13 69.84	91.4 140.3	300.0 375.0	30.3 32.0	2250 4125	2500 2000	5000 4000	5000 4000	5000 4000	4000																6000	5000.0
		211.73	126.05	199.1	450.0	33.7	6825	1667	3333	3333	3333	3333	333															9375 13500	4000.0 3333.3
Half-wave		197.58	207.40	267.9	525.0	35.4	10500	1429	2857	2857	2857	2857	2857	2857														18375	2857.1
CW		305.3 316.33	320.47 485.87	346.6 435.4	600.0 675.0	37.2 38.9	15300 21375	1250 1111	2500 2222	2500 2222	2500 2222	2500 2222	2500 2222	2500 2222	2500													24000	2500.0
	10	442.5	680.00	534.2	750.0	40.7	28875	1000	2000	2000	2000	2000	2000	2000	2222 2000	2222 2000	2000											30375 37500	2222. 2000.0
	11	396.74	962.50	643.0	825.0	42.4	37950	909	1818	1818	1818	1818	1818	1818	1818	1818	1818	1818										45375	1818.2
	12	515.16 691.52	1260.00 1686.60	761.7 890.	900.0 975.	44.2 45.9	48750 61425	833 769	1667 1538	1667 1538	1667 1538	1667 1538	1667 1538	1667 1538	1667 1538	1667 1538	1667 1538	1667 1538	1667									54000	1666.7
	14	889.15	2170.00	1029.2	1050.0	47.7	76125	714	1429	1429	1429	1429	1429	1429	1429	1429	1429	1429	1538 1429	1538 1429	1429							63375 73500	1538.5 1428.6
	15	1107.93	2700.00	1178.0	1125.0	49.5	93000	667	1333	1333	1333	1333	1333	1333	1333	1333	1333	1333	1333	1333	1333	1333						84375	1333.3
		25.67	0.56	3.8	75.0	26.7	75	10000																				375	20000.0
		57.58 70.43	3.78 10.91	18.8 43.8	0.2 0.2	28.7 30.5	150 225	5000 3333	15000 10000	16667																		1500 3375	10000.0 6666.7
		114.19	25.83	78.8	0.3	32.3	300	2500	7500	12500	17500																	6000	5000.0
		175.10	49.37	123.8	0.4	34.1	375	2000	6000		10000 14000	18000																9375	4000.0
		200.21	86.92	178.8	0.5	35.9	450	1667	5000	8333	11667	15000	18333															13500	3333.3
Half-wave		213.30 285.45	135.13 199.54	243.8 318.8	0.5 0.6	37.7 39.5	525 600	1429 1250	4286 3750	7143 6250	10000 8750	12857 15714 11250	13750	1857 16250	18750													18375 24000	2857.1
Dickson		303.18	294.19	403.8	0.7	41.3	675	1111	3333	5556	7778	10000	12222	14444	16667	18889												30375	2500.0 2222.2
	10 ¹	411.02	389.04	498.8	0.8	43.1	750	1000	3000	5000	7000	9000	11000	13000	15000	17000	19000											37500	2000.0
	11	397.56	533.10	603.8	0.8	44.8	825	909	2727	4545	6364	8182	10000	11818	13636	15455	17273	1909										45375	1818.2
	12 13	473.17 560.56	671.75 858.54	718.8 843.8	0.9 1.0	46.6 48.4	900 975	833 769	2500 2308	4167 3846	5833 5385	7500 6923	9167 8462	10833 10000	12500 11538	14167 13077	15833 14615	17500	19167									54000	1666.7
	14	736.82	1066.53	978.8	1.1	50.2	1050	714	2143	3571	5000	6429	7857	9286	10714	12143	13571	16154 15000	17692 16429	19231 17857	19286							63375 73500	1538.5 1428.6
	15	860.87	1293.30	1123.8	1.1	52.0	1125	667	2000	3333	4667	6000	7333	8667	10000	11333	12667	14000	15333	16667	18000	1933						84375	1333.3
	16	1029.02	1621.50	1278.8	1.2	53.7	1200	625	1875	3125	4375	5625	6875	8125	9375	10625	11875	13125	14375	15625	16875	18125	19375					96000	1250.0
		8.46 14.56	0.15 1.13	3.8 23.4	0.0 0.0	26.7 26.7	37.5 187.5	10000 5000	10000																			37.5	20000.0
		21.33	4.27	52.5	0.0	26.7	525	3333	6667	6667																		75 112.5	10000.0 6666.7
	4	37.7'	11.64	91.4	0.0	26.7	1125	2500	5000	5000	5000																	150	5000.0
	\mathbf{F} \mathbf{R}	57.00	24.36	140.3	0.0	26.7	2062.	2000	4000	4000	4000	4000																187.5	4000.0
		70.05 71.89	44.55 80.05	199.1 267.9	0.0 0.0	26.7 26.7	3412. 5250	1667 1429	3333 2857	3333 2857	3333 2857	3333 2857	3333 2857	2857														225 262.5	3333.3
	\mathbf{a}	117.79	128.73	346.6	0.0	26.7	7650	1250	2500	2500	2500	2500	2500	2500	2500													300	2857.1 2500.0
	\mathbf{Q}	138.84	217.47	435.4	0.0	26.7	10687.	1111	2222	2222	2222	2222	2222	2222	2222	2222												337.5	2222.2
Full-wave	10 11	201.08	303.01	534.2	0.0	26.7	14437.	1000	2000	2000	2000	2000	2000	2000	2000	2000	2000											375	2000.0
CW	12	176.15 240.81	445.50 606.00	643.0 761.7	0.0 0.0	26.7 26.7	18975 24375	909 833	1818 1667	1818 1667	1818 1667	1818 1667	1818 1667	1818 1667	1818 1667	1818 1667	1818 1667	1818 1667	1667									412.5 450	1818.2 1666.7
	13	335.02	808.10	890.5	0.0	26.7	30712	769	1538	1538	1536	1538	1538	1538	1538	1538	1538	1538	1538	1538								487.5	1538.5
	14	263.88	1130.27	1029.2	0.0	26.7	38062	714	1429	1429	1429	1429	1429	1429	1429	1429	1429	1429	1429	1429	1429							525	1428.6
	15	330.56	1411.67	1178.0	0.0	26.7	46500	667	1333	1333	1333	1333	1333	1333	1333	1333	1333	1333	1333	1333	1333	1333						562.5	1333.3
	16 17	427.82 963.48	1824.53 2385.96	1336.8 1505.5	0.0 0.0	26.7 26.7	56100 66937.	625 588	1250 1176	1250 1176	1250 1176	1250 1176	1250 1176	1250 1176	1250 1176	1250 1176	1250 1176	1250 1176	1250 1176	1250 1176	1250 1176	1250 1176	1250 1176	1176				600 637.5	1250.0 1176.5
	18	1168.16	2892.24	1684.3	0.0	26.7	79087.5	556	111'	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111			675	1111.1
	19	1467.7	3625.58	1873.0	0.0	26.7	92625	526	1053	1053	1053	1053	1053	1053	1053	1053	1053	1053	1053	1053	1053	1053	1053	1053	1053	1053		712.5	1052.6
	20	65535.00	0.00	2071.8	0.0	26.7	107625	500	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	750	1000.0
		8.46 15.56	0.15 0.61	3.8 18.8	0.0 0.0	26.7 26.7	37.5 75	10000 5000	15000																			37.5 75	20000.0
		21.75	1.33	43.8	0.0	26.7	112.5	3333	10000	16667																		112.5	10000.0 6666.7
		30.08	2.17	78.8	0.0	26.7	150	2500	7500	12500	17500																	150	5000.0
		49.41	3.33	123.8	0.0	26.7	187.5	2000	6000	10000	14000	18000																187.5	4000.0
		59.07 89.42	4.52 6.55	178.8 243.8	0.0 0.0	26.7 26.7	225 262.5	1667 1429	5000 4286	8333 7143	11667 10000	15000 12857	18333 15714	18571														225	3333.3
		98.20	8.13	318.8	0.0	26.7	300	1250	3750	6250	8750	11250	13750	16250	18750													262.5 300	2857.1 2500.0
		124.02	10.54	403.8	0.0	26.7	337.5	1111	3333	5556	7778	10000	12222	14444	16667	18889												337.5	2222.2
Full-wave	10	171.31	13.45	498.8	0.0	26.7	375	1000	3000	5000	7000	9000	11000	13000	15000	17000	19000											375	2000.0
Dickson	11 12	181.2 199.64	16.07 17.63	603.8 718.8	0.0 0.0	26.7 26.7	412.5 450	909 833	2727 2500	4545 4167	6364 5833	8182 7500	10000 9167	11818 10833	13636 12500	15455 14167	17273 15833	19091 17500	19167									412.5	1818.2
	13	233.6	21.35	843.8	0.0	26.7	487.5	769	2308	3846	5385	6923	8462	10000 11538		13077	14615	16154	17692	19231								450 487.5	1666.7 1538.5
	14	325.9	28.15	978.8	0.0	26.7	525	714	2143	3571	5000	6429	7857	9286	10714	12143	13571	15000	16429	17857	19286							525	1428.6
	15	359.1	30.62	1123.8	0.0	26.7	562.	667	2000	3333	4667	6000	7333	8667	10000	11333	12667	14000	15333	16667	18000	1933						562.5	1333.3
	16 17	379.45 408.4	33.40 34.82	1278.8 14431	0.0 0.0	26.7 26.7	600 637.5	625 588	1875 1765	3125 2941	4375 4118	5625 5294	6875 6471	8125 7647	9375 8824	10625 10000	11875 11176	13125 12353	14375 13529	15625		16875 18125	1937 14706 15882 17059 18235	19412				600	1250.0
	18	438.45	37.11	1618.8	0.0	26.7	675	556	1667	2778	3889	5000	6111	7222	8333			9444 10556 11667 12778 13889 15000 16111 17222 18333 19444										637.5 675	1176.5 1111.1

Table D.6: Detailed simulation results of the weight study of voltage multipliers.

Analytical analysis of energy stored in capacitors

With our method of weight study, the energy stored in capacitors in the *n*-stage fullwave Dickson (FWDS) voltage multiplier and the *n*-stage full-wave Cockroft-Walton (FWCW) voltage multiplier are very similar (likewise the n-stage half-wave Dickson voltage multiplier has comparable energy storage with the n-stage half-wave Cockroftwalton voltage multiplier). We show an analytical proof of FWCW and FWDS here. The "voltage droop" is set **by** flying capacitors *Codd* in both topologies. For a fixed V_o , f and I_o and to achieve a fixed "voltage droop" V_{drop} ,

A n-stage full-wave Dickson,

$$
C_{odd} = \frac{nI_o}{2V_{droop}f}
$$

\n
$$
E_{odd} = \frac{C_{odd}}{2} \sum_{1}^{n} \frac{(i - 0.5)^2 V_o^2}{n^2}
$$

\n
$$
= \frac{nI_o}{4V_{droop}f} \frac{V_o^2}{n^2} \frac{4n^2 + 3n - 4}{12} = \frac{4n^2 + 3n - 4}{n} \frac{I_o V_o^2}{48V_{droop}f}
$$

A n-stage full-wave CW,

$$
C_{odd} = \frac{n(n+1)(2n+1)I_o}{12V_{droop}f}
$$

\n
$$
E_{odd} = \frac{C_{odd}}{2}((n-1)(\frac{V_o}{n})^2 + (\frac{V_o}{2n})^2)
$$

\n
$$
= \frac{n(n+1)(2n+1)I_o V_o^2 4n - 3}{24V_{droop}f} = \frac{(n+1)(2n+1)(4n-3)}{2n} \frac{I_o V_o^2}{48V_{droop}f}
$$

As *n* increases, they fall on a very similar line as shown in Fig. D-4.

Other methods

In the paper published on this work [74], the voltage droop was calculated with a different equation, which is less accurate compared with the derivations in Table. 2.1 and therefore has been updated:

Figure D-4: Analytical analysis to prove the energy stored in both FWCW and FWDS are very similar with our method of weight study.

$$
V_{drop} = \sum (i = 1, 2, 3,) \frac{Q_{C_i}}{C_i}
$$

Where Q_{C_i} is the charge flowing through capacitor C_i .

D.2 Weight study of the isolation stage

D.2.1 10 kV 1 kW Transformer

For this rule-of-thumb design, we largely follow the transformer design method in [134] Chapter **7** (not Appendix B as in the rest of the thesis).

Step 1: select core size according to the area-product

The relationship between the area-product A_p of a transformer core and its power handling capability is

$$
A_p \geq \frac{(P_{in} + P_o) \times 10^4}{k_u k_f B_m J f} [cm^4]
$$

Where

^ePo is the output power in W, set to 1000W

- P_{in} is the input power in W, set to $1000/0.95 \text{ W} \sim 1053 \text{ W}$
- *" f* is the switching frequency in Hz, set to **500 000** Hz
- \bullet k_f is the waveform coefficient, for sine wave, set to 4.44

We start with an educated guess of B_{ac} and J to guide us to select a core:

- B_m is the maximum flux density in Tesla. It is set to 0.03 T $(10\%$ of the saturation limit of most ferrite cores) because for high frequency operation, the flux density is usually much lower than the core's saturation limit.
- *J* is the current density in the windings, set to **500** A/cm2 as a rule of thumb.
- \bullet k_u is the packing factor, set to 0.1. For high voltage transformers, the packing factors are usually low due to added insulation materials.

These assumptions give us

$$
A_p \ge \frac{2000 \times 10^4}{0.1 \times 4.44 \times 0.03 \times 500 \times 500000} [cm^4] \sim 6 [cm^4]
$$

We choose the ETD49 core in the Table.3-24 in [134] which has an area-product *A,* of 7.25 cm⁴. Some other dimensions are: cross-sectional area $A_c = 2.11 \text{ cm}^2$, effective flux length L_e =11.4 cm, window area $W_a = 3.434 \text{ cm}^2$, window height $H = 3.54 \text{ mm}$ (see the dimension definitions in Fig. B-2a), mean length per turn $MLT = 10.3$ cm.

Step 2: select wire and turns from the electrical requirements

Electrical requirements are

- Primary voltage amplitude (peak to zero) $V_p = 500 \text{ V}$, thus primary current $I_p = 4.2 \text{ A}.$
- Secondary voltage amplitude $V_s = 10 \text{ kV}$, thus secondary current $I_s = 0.2 \text{ A}$.

Pick wire and winding patterns as

• Primary number of turns $N_p = 20$, primary wire AWG 17 (litz bundle equivalent conductor area $A_{wp} = 0.82 \text{ mm}^2$, yielding to a current density of 512 A/cm^2)

• Secondary number of turns $N_s = N_p \frac{V_s}{V_p} = 400$, secondary wire AWG 31 (litz bundle equivalent conductor area $A_{ws} = 0.04 \text{ mm}^2$, yielding to a current density of $500 \,\mathrm{A/cm^2}$

Then we calculate the flux density and the packing factor as

• Maximum flux density

$$
B_m = \frac{V_p}{k_f N_p A_c f} = \frac{500}{4.44 \times 20 \times 2.11 \times 10^{-4}} T = 0.054 T
$$

" Packing factor

$$
k_u = \frac{N_p A_{wp} + N_s A_{ws}}{W_a} = \frac{20 \times 0.82 + 400 \times 0.04}{3.43 \times 10^2} = 0.094
$$

These values are around our assumptions so we proceed.

Step **3:** calculate losses and temperature rise

• Core loss: we use the loss data of TDK **N49** material **[135].** Core loss density at $500 \text{ kHz } 50 \text{ mT}$ is 80 mW/cm^3 [135], thus the core loss is

$$
P_{core} = A_c L_e \times 80 \text{[mW]} = 1.92 \text{[W]}
$$

- Copper loss: we use Fig.13.34 in the book [136] to get F_r , the ratio of ac resistance to dc resistance of the winding. We assume both the primary and the secondary windings are wound on the center leg in the height direction of the corel, and can calculate the number of turns per layer and the number of layers *M.* We also assume the litz size is smaller than the skin depth at **500** kHz. The total copper loss is $P_{copper} = 1.5$ W (see the calculation details in Table D.7).
- **"** Temperature rise: use the temperature calculation in **[111].** The thermal resis-

^{&#}x27;We assume **80%** of the height can be wounded **by** windings, the other 20% is reserved for insulation.

Type	Wire area A_w $\rm (mm^2)$	Wire diame- ter mm	Maximum turns per layer	Layer count М	$F_r \$	R_{dc}	Copper (W) loss	
Primary	0.82	1.022	35.4×0.8 ~ 27 $\overline{.022}$		\sim 1.2	$\rho N_p MLT$ $= 0.043 \Omega$ Awp	0.41	
Secondary	0.04	0.23	35.4×0.8 ~ 123 0.23		\sim 3	$\rho N_s MLT$ $17.5\,\Omega$ A μ s	1.05	

Table **D.7:** Wire and winding pattern design of the **10 kV** transformer.

tance of a **EE** transformer is

$$
R_{th} = 35.1 \times 10^{-3} \times V_{core}^{-0.54}
$$

Where V_{core} is the volume of the core in m³ and R_{th} is in °C/W. For ETD49, we have

$$
R_{th} = 35.1 \times 10^{-3} \times (24 \times 10^{-6})^{\circ} - 0.54) = 10.96 \,^{\circ} \text{C/W}
$$
\n
$$
T_{rise} = R_{th}(P_{core} + P_{copper}) = 3.5 \times 10.96 \sim 39 \,^{\circ} \text{C}
$$

Both losses and temperature rise are reasonable and within our expectations. The designed transformer has a magnetizing impedance Z_c of

$$
Z_c = \frac{2\pi f N_p^2}{R_c} = \frac{2\pi \mu_0 \mu_r A_c N_p^2 f}{L_e} = 5850 \,\Omega
$$

Step 4: calculate the weight including insulations

The overall weight of the transformer consists of the following three parts:

• Core weight: core density is 5 g/cm^3 , thus

 \bar{z}

$$
W_{core}=5\times 24 {\rm g}\sim 120\,{\rm g}
$$

• Copper weight: copper density is 8.96 g/cm^3 , thus the conductor weighs

$$
W_{copper} = 8.96 \times MLT \times (A_{wp}N_p + A_{ws}N_s) \sim 36 \,\mathrm{g}
$$

⁹Insulation weight: we assume there is an insulation "sleeve" rated for **10 kV** wrapped around the core and a sleeve rated for $5kV^2$ around the secondary wire conductor. The length of the winding sleeve and the core sleeve are

$$
SleeveL_{wire} \sim MLT \times N_s \sim 4120 \,\mathrm{cm}
$$

$$
SleeveL_{core} \thicksim L_e = 11.4 \, \mathrm{cm}
$$

Different insulation materials yield to different thickness of the sleeves *T,* thus different cross-sectional area of the sleeve. For a given *T,* we calculate the cross-sectional areas of wire and core sleeve as

$$
SleeveA_{wire} \sim \frac{\pi}{4}((D_s + 2T_w)^2 - D_s^2) = \frac{\pi (2T^2 + 0.023T)}{2} \text{cm}^2
$$

$$
SleeveA_{core} \sim \frac{\pi}{4}((D_c + 2T_c)^2 - D_c^2) = \frac{\pi (2T^2 + 1.64T)}{2} \text{cm}^2
$$

Where $D_s = 0.023$ cm is the secondary wire diameter, and $D_c = 1.64$ cm is the core diameter, T_w and T_c are the insulation sleeve thickness of the wire and the core respectively. We considered **8** insulation materials, and for each, we calculated the insulation thickness T with a **60%** derating of the dielectric strength. The resulting weight of each material is listed below:

Among **8** materials, Nylon **6/6** (glass filled), Delrin and PTFE (glass filled) are promising options. We prefer PTFE (glass filled) for **3** additional practical considerations: **1)** it has lower dielectric constant. In high voltage transformers, a large number of secondary turns results in high parasitic capacitance, which is often undesirable for the circuit operation. 2) has high melting temperature. **A** weight-optimized high voltage transformer tends to be small, compact and operate at high temperature. **3)** most high voltage wires uses PTFE as the wire jacket. In summary, the overall weight of the designed transformer is \sim 250-320g (lower bound is Nylon 6/6 (glass)

 $2B$ ecause the secondary wire has 4 layers, here we assume the wire sleeve only needs to be rated for half the voltage. This is subjected to change depending on different winding patterns.

and upper bound is PTFE $(glass))^3$.

D.2.2 Air-core resonant transformer

The air-core resonant transformer (i.e., Tesla coil) is designed following **[79,801.** We consider a simple Tesla coil set (two vertical concentric solenoids of which the inner one is the secondary and the outer one is the primary, see Fig. **D-5b).** We choose the simplest circuit model containing one **LC** pair each at the primary and the secondary (see Fig. D-5a)⁴. The operating point is at $V_{IN} = 500 \text{ V}$, $V_o = 10 \text{ kV}$, $P_o = 1000 \text{ W}$, resonating at $f = 500$ kHz.

Four features of the Tesla coil are summarized from **[79,80]:**

e The primary and the secondary windings can be designed as two separate inductors L_p and L_s . Intuitively, each of L_p and L_s contains two parts, of which L_{L1} (and L_{L2}) represents the flux that does not couple with the other winding and L_1 (and L_2) represents the flux that couples to the other winding. R_p and R_s are the winding resistance respectively. The placement of the two coils yields

³Added **20 g** on each bound to account for margin. **4In practice, the secondary** operates as a transmission line and there are various distributed or lumped circuit model for it.

Figure **D-5: A** simplified circuit diagram and an **CAD** model of a Tesla coil

to different mutual inductance *M* and coupling coefficient $K = \frac{M}{\sqrt{L_p L_s}}$.

- The capacitor C_s consists of the secondary winding's self capacitance and additional external capacitors if needed; the capacitor C_p is usually external.
- $\bullet~$ Here we assume the resonant frequency of two sides are matched, that is, $2\pi f\sim$ $\frac{1}{\sqrt{2}} \sim \omega_s = \frac{1}{\sqrt{2}}$ $\sqrt{L_pC_p}$
- The secondary at resonance is said to act as a quarter-wavelength $(\lambda/4$ where λ is the wavelength at the frequency f) antenna, thus the total length of the secondary winding *TL,* is an odd-integer multiple to this quarter wavelength **[80].**
For a given set of L_p , L_s , C_p , C_s , and ignoring R_p and R_s , [79] gives

$$
Gain(t) = \frac{v_o(t)}{V_{IN}} = \frac{1}{2} \sqrt{\frac{L_s}{L_p}} \exp^{-\frac{t}{T}} (\cos(\frac{2\pi ft}{1 - K}) - \cos(\frac{2\pi ft}{1 + K}))
$$
(D.1)

Where $T = \frac{4L_pL_s}{R_{L2}L_p + R_{L1}L_s}(1 - K^2)$ is a damping constant.

We first layout the design equations for each winding in Step 1 and Step 2, then use them together with eq **(D.1)** to tune the physical dimension of each coil to achieve $V_o = 10 \,\text{kV}$.

Step 1: The secondary coil

The total length of the secondary winding is

$$
TL_s = \frac{(2i-1)\lambda}{4} = \frac{(2i-1)c}{4f} = \frac{(2i-1)3 \times 10^8}{4 \times 500000} [m] = 150(2i-1)[m], i = 1, 2, 3, ...
$$

Where λ is the wavelength of the frequency *f* and $c = 3 \times 10^8$ m/s is the speed of light. We choose $i = 1$ since this it's the shortest and lightest. We also have

$$
TL_s = \pi D_s N_s
$$

Where N_s is the number of secondary turns, D_s is the diameter of the secondary solenoid. We also define W_s as the distance between two turns, $H_s = W_s N_s$ as the height of the secondary solenoid and *WireD,* as the secondary wire diameter. **All** in meter.

The inductance of a solenoid is

$$
L_s = \frac{\mu_0 N_s^2}{H_s} (\frac{\pi D_s^2}{4}) = \frac{\mu_0 \pi N_s D_s^2}{4W_s} [H]
$$

The self-capacitance is [141]

$$
C_s = \frac{2\pi D_s}{\cosh^{-1}(\frac{W_s}{WireD_s})} \times 10^{-7} [F]
$$

The secondary winding resistance is

$$
R_s = \frac{1.3 \times 4\rho(T_{s})}{\pi (WireD_s)^2} = \frac{4.17 \times 10^{-6}}{(WireD_s)^2} [\Omega]
$$

Where **1.3** is a rough estimate of the ac-to-dc resistance ratio.

Step 2: The primary coil and mutual inductance

The primary is also **a** solenoid therefore we follow the same equation above:

$$
L_p = \frac{\mu_0 N_p^2}{H_p} \left(\frac{\pi D_p^2}{4}\right) = \frac{\mu_0 \pi N_p D_p^2}{4W_p} [H]
$$

Where N_p is the number of primary turns, D_p is the diameter of the primary solenoid. We also define W_p as the distance between two turns, $H_p = W_p N_p$ as the height of the primary solenoid and $WireD_p$ as the primary wire diameter. All in meter.

The primary winding resistance is

$$
R_p = \frac{1.3 \times 4\rho(TL_p)}{\pi (WireD_p)^2} = \frac{2.78 \times 10^{-8} (TL_p)}{(WireD_p)^2} [\Omega]
$$

Where **1.3** is a rough estimate of the ac-to-dc resistance ratio. The mutual inductance of two coaxial concentric solenoids with $D_p > D_s$ is calculated with equation **86** on Page **71** in [142]:

$$
M = 0.0501 \frac{a^2 N_s N_p}{g} (1 + \frac{A^2 a^2}{8g^4} (3 - 4\frac{l^2}{a^2})) \text{[\mu H]}
$$

Where $x = H_s/2$, $l = H_p/2$, $a = D_s/2$, $A = D_p/2$, $g = \sqrt{A^2 + x^2}$. All in inches. And the coupling coefficient is calculated as

$$
K = \frac{M}{\sqrt{L_s L_p}}
$$

Step 3: Design iterations

We use MATLAB and LTspice iteratively in this process, as shown in Fig. **D-6.**

Figure **D-6:** Iterative design procedures of the Tesla coil

First, in MATLAB, we sweep N_p , D_p , W_p , N_s , W_s^5 and keep designs that satisfy three criterion:

- The adjusted voltage gain⁶ is $\sim 20(10kV/500V)$, i.e., $\frac{max(V_o)}{V_{IN} \times K} \in [20, 20 \times 1.02]$.
- The primary winding is outside of the secondary winding, i.e., $D_p > D_s$.
- **•** The coupling coefficient $0.6 < K < 0.85$ as suggested in [79].

There results many similar designs with slightly different geometries but similar weights. We pick the lightest one and simulate in LTspice to ensure **1)** the output voltage reaches $V_o = 10 \text{ kV}$; 2) the wire RMS current is less than the chassis current rating in $[143]^7$. If they are not met, then we either simulate the next lightest design or increase the wire size and repeat the MATLAB design.

The total weight consists of that of the secondary conductor, the secondary wire insulation, the primary conductor and the supportive structure to wind the secondary on **[79].** We assume PTFE as the wire insulation and a **0.1** mm thick Nylon **6/6** tube

⁵To start with, we borrow the core-based transformer design and pick **AWG30** wire for the secondary *(WireD_s* = 0.00254*m)* and AWG18 wire for the primary *(WireD_p* = 0.00102*m)*.

 6 The adjustment was because the mismatch between the gain eq $(D.1)$ calculates and the LTspice simulation. *K* is the coupling coefficient.

This current yields to a current density much higher than 500 A/cm^2 . It is reasonable for aircore transformers because the windings are spread in a large area, resulting in much better thermal paths.

with the height H_s and diameter of D_s as the supportive structure. The final design is listed in Table **D.8** and the LTspice simulation is in Fig. **D-7.** The output power is 1.06 kW and the input power is 1.17 kW , yielding an efficiency of $\sim 90\%$.

			Primary winding							
Number of turns Np	Distance between turns $Wp(m)$	Diameter of the coil Dp (m)	coil Hp (m)	Height of the Total length of the winding $TLp(m)$	Wire AWG	Rp (ohm)	Lp(H)	Cp(F)		
39	1.50E-02	8.10E-02	5.85E-01	$9.92E + 00$	24	1.06		.68E-05 6.02E-09		
			Secondary winding							
Number of turns Ns	Distance between turns $Ws(m)$	Diameter of the coil $Ds(m)$	Height of the coil Hs (m)	Total length of the winding $TLs(m)$	Wire AWG	Rs (ohm)	Ls(H)	Cs(F)		
820	1.000E-03	5.82E-02	8.20E-01	1.50E+02	29	50.63	2.74E-03 3.69E-11			
	Mutual	Weight (g)								
Mutual inductance M (H)	Coupling coefficient Primary copper		Secondary copper	Secondary insulation	Total of windings	Supportive structure	Overall			
1.29E-04	0.602	23	111	0.43	135	17	152			

Table **D.8:** Design details of the Tesla Coil

Figure **D-7:** LTspice simulation of the Tesla coil design.

D.3 Inverter and transformer optimization

D.3.1 Design equations of the series-parallel resonant inverter

We simplify the resonant tank to Fig. **D-8.**

Once we select a set of operation variables: the resonant tank quality factor **Q,** the natural frequency f_0 , the series and parallel resonant capacitance ratio $A = C_p/C_s$, and the transformer voltage step up ratio *K.* The inductance and capacitances of the

Figure **D-8:** The simplified resonant tank (The tank input is a bipolar square wave with the amplitude of V_{DC} . We assume the tank output voltage V_{Pri} is sinusoidal.

resonant tank can be calculated as:

$$
L_s = \frac{R_T}{2\pi f_0 Q}, C_s = \frac{Q(A+1)}{A 2\pi f_0 R_T}, C_p = \frac{Q(A+1)}{2\pi f_0 R_T}
$$

Where R_T is the equivalent load resistance referred back to the resonant tank [86], considering we have a transformer with turns ratio *K* and a 6-stage voltage multiplier $(V_o = 40 \text{ kV} \text{ and } P_o = 700 \text{ W}).$

$$
R_T = \frac{R_{eq}}{K^2}, R_{eq} = \frac{8R_{Load}}{\pi^2 6^2} = \frac{8V_o^2}{\pi^2 6^2 P_o}
$$

The tank voltage gain G_T is a function of the switching frequency f_s , as in [144]

$$
G_T = \frac{V_T}{V_{DC}} = \frac{4}{\pi \sqrt{(1+A)^2 (1 - (\frac{f_s}{f_0})^2)^2 + \frac{1}{Q^2} (\frac{f_s}{f_0} - \frac{Af_0}{(A+1)f_s})^2}}
$$

The maximum inductor current is

$$
I_{L_{max}} = \frac{V_T}{\left|\frac{1}{R_T} + j2\pi f_s C_P\right|} = \frac{V_T}{R_T} \sqrt{1 + \left(\frac{f_s}{f_0}\right)^2 Q^2 (A+1)^2}
$$
(D.2)

D.3.2 Transformer weight study

Please refer to Appendix B for the core design procedures. This section only explains the variations made for this chapter. In short, once we have a fixed operating point of the transformer $(V_{Pri}, V_{Sec}, P_{Sec}, f_s)$, we follow four steps to simulate the lightest achievable weight of the transformer:

- **"** Sweep a range of designs. Each design is defined **by:** core size, core material, wire build (litz wire size and number of strands per wire) and winding pattern (number of turns and number of layers of the winding).
- Calculate electrical, thermal and mechanical parameters of each design. The electrical parameters include maximum flux density, inductance of the inductor, magnetizing impedance of the transformer. The thermal parameters include core loss (modeled with standard Steinmetz equations), copper loss (modeled with Dowell's equation as in **[111])** and absolute temperature (modeled as in **[111]).** The physical parameters include packing factor (considering insulations), winding width and height.
- Rule out designs with constraints: maximum flux density $\geq 75\%$ of saturation density, maximum temperature ≥ 90 °C, total loss $\geq 2\%$ for inductors and $\geq 5\%$ for transformers, overall packing factor⁸ ≥ 0.7 , and the windings need to fit in the window height and width.
- For each design that satisfies all constraints, we calculate the weight (consists of four parts: core, wire copper, wire insulation, and core insulation) and select the lightest one.

Core and wire selections

Core: we sweep a pool of off-the-shelf core sizes as listed in Table **B.1,** and two core materials that are known to have low loss at **0.5-1** MHz (Ferroxcube **3F35** and TDK **N49).** We use the standard Steinmetz equations to model the core loss.

Wires: we fix the secondary wire as the Teledyne Reynolds **AWG28 18kV** FEP insulated wire. When calculating the copper losses, we consider the litz wire size to be AWG 40 (diameter **0.050** 24 mm) for both the primary and the secondary wire and we assume the peak current density of the wire to be $500 \,\mathrm{A/cm^2}$.

⁸Defined as the area of wire copper, wire insulation and core insulation divided **by** window area.

Impedances and parasitics

We model the transformer as in Fig. D-9a: an ideal 1:K transformer with a magnetizing inductance L_M , a leakage inductance L_{Leak} , and a shunt parasitic capacitance reflected to the primary C_{Para} .

For all transformer designs, we make sure L_M is big enough to be neglected, and *LLeak* and *CPara* are used in the resonant tank operation: *LLeak* is part of the resonant inductance *Ls, CPara* is big enough so we use the full parasitic capacitance as the parallel resonant capacitance *Cp* without additional discrete capacitors. Each of these parasitics are calculated as:

(b) Dimensions used to calculate the parasitics.

(c) The electric field between an arbitrary section of winding and the core.

Figure **D-9:** Transformer circuit model and dimensions labels.

• Magnetizing inductance:

$$
L_M = \frac{N_p^2}{R_M} = \frac{\mu_0 \mu_r A_c N_p^2}{L_e}
$$

Where N_p is the primary number of turns, μ_r is the relative permeability, A_c is the core cross-sectional area, L_e is the effective flux path. It is controlled to be

$$
X_{L_M} = 2\pi f_s L_M \ge 5X_{C_P} = \frac{5}{2\pi f_s C_P}
$$

* Leakage inductance: calculated as in [134] equation **17-2:**

$$
L_{Leak} = \frac{\mu_0 N_p^2 MLT_{Sec}}{H - 2\Delta T} (\Delta T + \frac{T_{Pri} + T_{Sec}}{3})
$$

Where N_p is the number of primary turns, MLT_{Sec} is the mean length per turn of the secondary winding. ΔT is the insulation thickness⁹, T_{Sec} and T_{Pri} are the width of the secondary and primary winding respectively (See Fig. **D-9b).**

- **"** Parasitic capacitance reflected to the primary is the sum of three parts (and doubled to account for margin):
	- $-$ the transformer secondary winding self capacitance $C_{Para_{self}}$, calculated following equation **8, 17, 18,** and **19** in **[88]:**

$$
C_{Para_{self}} = K^2 \frac{n_t(n_t+1)(2n_t+1)}{6n_t^2} \frac{4(n_t-1)}{n_L^2} \frac{1}{n_{section}} MLT_{Sec}C_{tt}
$$

Where $n_{section}, n_L, n_t$ are the number of sections, the number of layers per section, and the number of turns per layer per section. *K* is the turns ratio and MLT_{Sec} is the mean length per turn of the secondary winding. C_{tt} is the unit length turn-to-turn capacitance following equation **(8)** with some adjustment on the first term in **[88]10:**

$$
C_{tt} = \epsilon_{eq} \epsilon_0 \theta^* ln^{-1}(\frac{d_e}{d_i}) + \epsilon_0 \cot(\frac{\theta^*}{2}) - \epsilon_0 \cot(\frac{\pi}{12})
$$

- the transformer secondary winding to core capacitance $C_{Para_{core}}$, estimated

⁹Assume PTFE as the insulation material with a dielectric strength of 200 kV/mm

¹⁰We use the 18kV FEP insulated Teledyne Reynolds wire, thus we assume in equation (8) ϵ_{eq} = 2.1, $d_e = 1 \text{ mm}$ and $d_i = 0.4 \text{ mm}$. The first term was revised to $\epsilon_{eq} \epsilon_0$ (which was first published in [145]) instead of ϵ_{eq} (the author likely made a mistake.)

by calculating the energy stored between the winding and the core following equation (24) in **[88]** with some modifications:

*** For an arbitrary section of winding starting at voltage potential *V1* and ending at V_2 (see Fig. D-9c), the energy stored in the gap is

$$
E_{gap} = \frac{1}{2} \int \epsilon_r \epsilon_0 E(x)^2 dx
$$

=
$$
\frac{1}{2} \epsilon_r \epsilon_0 \frac{DL}{\Delta T} (\frac{V_1^2 + V_1 V_2 + V_2^2}{3})
$$

* For top and bottom, we assume the potential starts at $V_1 \sim 0$ and ends at $V_2 = +0.5V_{sec}$, thus

$$
E_{top\⊥} = 4 \times \left(\frac{1}{2} \frac{\varepsilon_0 \varepsilon_r DT_{sec}}{\Delta T} \frac{(0.5 V_{Sec})^2}{3}\right)
$$

*** For side with $n_{section}$ sections in the total window height $(0.5n_{section}$ sections in half the total window height), we have

$$
E_{side} = 4 \times \left(\frac{1}{2} \frac{\varepsilon_0 \varepsilon_r D (0.5H - \Delta T)}{\Delta T} \frac{3n_{section}^2 - 2n_{section} - 4}{9n_{section}^2} (0.5V_{sec})^2\right)
$$

*** The total capacitance to core reflected to the primary is then

$$
C_{Para_{core}} = \frac{2(E_{side} + E_{top\⊥})}{V_{Pri}^2}
$$

- the diode junction capacitances in the 6-stage full-wave cockcroft-walton voltage multiplier reflected to the transformer primary,

$$
C_{Para_{diode}} = 6C_{Diode}K^2
$$

Where C_{Diode} is the junction capacitance of each diode, assuming no paralleling diodes.

- The total parasitic capacitance reflected across the primary with a safety

 $\bar{\mathcal{L}}$

margin of 2 is then

$$
C_{Para} = 2(C_{Para_{self}} + C_{Para_{core}} + C_{Para_{diode}})
$$

D.3.3 Inductor weight study

We follow a very similar method as for the transformer. Please refer to Appendix **C** for the detailed design procedures. The variations here are that **1)** the inductance value is the resonant inductor value L_s . 2) the inductor peak current is $I_{L_{max}}$ as in eq. **(D.2). 3)** the inductor core size is swept in the pool as listed in Table B.1. Two core materials (Ferroxcube **3F35** and TDK **N49)** are considered. 4) When calculating the copper losses, we consider the litz wire size to be AWG 44 (diameter **0.050** 24mm).

D.3.4 Detailed weight study results of two stages

All simulated weight results are plotted against *Vpri* in Fig. **D-10.** We take the lowest bounds (the lightest weight) and plot in Fig. **2-7** (the details of these designs are listed in Table **D.9,** Table. **D.10** and Table **D.11).**

Figure D-10: All simulated weights of the inductor, the transformer and both plotted against the transformer input voltage V_{pri} . The points circled by red represent the designs yielding to lowest overall weights and are plotted in Fig. **2-7.**

More explanation of the transformer results

When calculating the parasitic capacitance of each transformer design, we assume the diode capacitance C_{Diode} is 0.5 pF (see X150FF3 datasheet in [146]).

More explanation of the inductor results

The derivation of the simplified equation (2.2) is listed below. We use equations in Section D.3.1, and make several assumptions such as $f_s \sim f_0$, $A \ll 1$ and $G \sim Q$.

$$
L_s = \frac{1}{2\pi f_0} \frac{R_T}{Q} = \frac{1}{2\pi f_0} \frac{R_{eq}}{QK^2} = \frac{R_{eq}}{2\pi f_0} \frac{V_{DC}^2 G^2}{QV_{sec}^2} \sim C_1 \frac{G^2}{Q}
$$

\n
$$
I_{L_{max}} = \frac{V_T}{R_T} \sqrt{1 + (\frac{f_s}{f_0})^2 Q^2 (A+1)^2} \sim \frac{V_{DC} G}{\frac{R_{eq}}{K^2}} Q(A+1) \sim C_2 \frac{Q}{G}
$$

\n
$$
B_{L_{max}} \simeq \frac{L_s I_{L_{max}}}{A_c N_L} \sim \frac{C_1 \frac{G^2}{Q} C_2 \frac{Q}{G}}{A_c N_L} \sim C_3 \frac{G}{A_c N_L}
$$

The constants C_1, C_2, C_3 are only constants at a given V_{DC}, V_{Sec}, P_{Sec} . The simplified equation of $I_{L_{max}}$ suggests that it stays relatively unchanged as V_{Pri} increases, thus also the wire size. This trend is consistent with the results in Table. **D.10.**

Index			Vdc (V) Vpri (V) Vsec (V)	Po (W)	Q	Natural frequency f0(kHz)	A (Cp/Cs)	Turns ratio K	Ls(uH)	$Cs(nF)$ $Cp(nF)$		Tank voltage gain	Switching frequency (kHz)	Overall weight of magnetics (g)
	200	252.1	7563.0	750	0.9	500	0.1	30	20.22	55.11	5.51	.26	500	271.15
$\overline{2}$	200	327.9	7542.0	750		480	0.4	23	32.26	11.93	4.77	1.64	500	249.17
3	200	504.2	7563.0	750	.8	500	0.1	15	40.45	27.55	2.76	2.52	500	225.26
4	200	588.2	7647.1	750	2.1	500	0.1	13	46.16	24.15	2.41	2.94	500	227.34
5	200	629.0	7547.8	750	1.9	500	0.3	12	59.87	7.33	2.20	3.14	500	249.68
6	200	756.3	7563.0	750	2.7	500	0.1	10	60.67	18.37	1.84	3.78	500	247.01
7	200	952.4	7619.1	750	3.4	500	0.1	8	75.28	14.80	1.48	4.76	500	269.10
8	200	1092.4	7647.1	750	3.9	500	0.1	7	85.72	13.00	1.30	5.46	500	287.48
9	200	1260.5	7563.0	750	4.5	500	0.1	6	101.12	11.02	1.10	6.30	500	290.44
10	200	1512.6	7563.0	750	5.4	500	0.1	5	121.35	9.18	0.92	7.56	500	327.34
11	200	1540.6	7703.1	750	5.5	500	0.1	5	119.14	9.35	0.94	7.70	500	379.40
12	200	1568.6	7843.2	750	5.6	500	0.1	5	117.01	9.52	0.95	7.84	500	429.98
13	200	1596.6	7983.2	750	5.7	500	0.1	5	114.96	9.70	0.97	7.98	500	434.28
14	200	1624.7	8123.3	750	5.8	500	0.1	5	112.98	9.87	0.99	8.12	500	439.76
15	200	1652.7	8263.3	750	5.9	500	0.1	5	111.06	10.04	1.00	8.26	500	456.13
16	200	1680.7	8403.4	750	6	500	0.1	5	109.21	10.21	1.02	8.40	500	459.76
17	200	1708.7	8543.4	750	6.1	500	0.1	5	107.42	10.38	1.04	8.54	500	465.00

Table **D.9:** Details of the weight study of the inverter stage and the transformer stage (Part **1** of **3,** overall weight). The selected design (index **3)** is highlighted in red.

		Core					Wire and winding							Loss (W)				Weight (g)				
Index	Inductan ce (uH)	Material	Shape	Air gap (mm)	Bmax (mT)	Turns	Conductor diameter (mm)	Overall diameter (mm)	Current density (A/cm2)	Number of Litz strands	Number of layers	Turns per layer	Overall packing factor	Core	Copper	Total	Max temperature $(^{\circ}C)$	Core	Copper	Wire insulation	Core insulation	Total
	20.22	N49	RM12	.76	60.76	14	.41	.45	499.91	626		$\overline{ }$	0.21	.49	.18	2.67	87.26	38.26	0.50	0.13	0.13	47.80
	32.26	N49	RM14	2.33	56.8	18	.38	1.42	499.42	602	Ω		0.18	1.93	.60	3.53	89.85	60.00	13.34	0.19	0.24	73.58
		N40	RM12	2.18	00.95		25	20	499.30	404			0.26			2.09	87.63	38.26	1.58	0.19	0.20	50.10
	46.16	N49	RM12	2.68	58.52	26	.24	.28	499.54	491	13	n	0.31	1.34	39	2.72	88.49	38.26	13.61	0.22	0.30	5
	59.87	N49	RM14	2.62	57	26	.22	1.26	499.09	474	13		0.21	1.00	48	3.47	88.70	60.00	14.96	0.24	0.46	25.42
-6	60.67	N49	EC41	4.57	53.70	43	.21	1.25	499.60	465	21	\sim	0.25	1.42	94	3.35	89.55	51.84	19.88	0.33	0.54	72.26
	75.28	N49	ER40/22/13	5.20	50.36	46	1.21	1.25	499.55	463	23	n	0.22	1.50	2.31	3.90	89.68	70.08	23.75	0.39	0.85	94.69
8	85.72	N49	EC52	4.15	54.55	40	1.21	1.25	499.18	463	20	$\overline{2}$	0.16	2.58	2.02	4.60	89.80	90.24	20.82	0.34	1.06	\$72.12
Ω	101.12	N49	EC52	5.08	52.1	48	1.19	.23	409.15	450	24	2	0.18	2.20	2.30	4.56	89.33	90.24	24.28	0.41	1.22	115.74
10	121.35	N49	ER48/21/21	5.05	47.87		.19	.23	499.48	447	22		0.18	2.40	2.69	5.09	88.84	122.40	28.48	0.48	1.87	152.74
	119.14	N49	ER48/21/21	5.87	45.62	47	.21	.25	499.99	463	23		0.20	2.09	3.07	5.17	89.76	122.40	31.58	0.52	1.90	155,88
	117.0	N49	ETD54/28/19	5.22	47.32	42	.23	.27	499.75	480	21	٠	0.12	3.24	3.06	6,30	88.92	170.40	30.59	0.50	2.64	203.64
13	114.96	N49	ETD54/28/19	5.84	45.95	44	.25	.29	499.82	497	22	2	0.13	297	3.42	6,40	89.95	170.40	33.26	0.53	2.09	208.35
14	112.98	N49	ETD54/28/19	7.39	41.97	49	.27	1.31	400.21	515	24		0.15	2.29	4.06	6.36	89.54	170.40	38.47	0.60	2.74	211.61
15	111.06	N49	EC70	5.74	48.80	43	1.30	1.34	499.87	532	21	$\overline{ }$	0.09	3.99	3.37	7.36	89.94	192.48	30.96	0.48	2.80	226.24
16	109.21	N49	EC70	6.70	46.38	46	1.32	1.36	409.84	550	23	$\overline{ }$	0.10	3.45	3.83	7.28	89.27	192.48	34.33	0.52	2.85	229.65
	107.42	N49	EC70	7.74	44.25	49	.34	38	499.21	569	24	n	0.11	3.01	4.34	7.36	89.94	192.48	37.93	0.56	2.90	233.30

Table **D.10:** Details of the weight study of the inverter stage and the transformer stage (Part 2 of **3,** inductor). The selected design (index **3)** is highlighted in red.

(a) Core and primary

(b) Loss, temperature and weight

(c) Electric models and parasitics

Table **D. 11:** Details of the weight study of the inverter stage and the transformer stage (Part **3** of **3,** transformer). The selected design (index **3)** is highlighted in red.

D.4 Experimental

D.4.1 Construction details

Transformer bobbin and insulation

A customized bobbin with two-section secondary is made **by 3D** printing of **ABS** material, as shown in Fig. **D-11** (we tried machining bobbins with PTFE and Delrin but with the required thickness, they seemed to lack stiffness). The bobbin is centertapped so that the center node can be grounded to insure the symmetry. To increase the electrical insulation, PTFE tape, Kapton tape and high voltage dope are used on the bobbins and windings.

ondary winding ondary winding

(a) Side view of half of the sec- **(b)** Top view of half of the sec-

(c) Side view of the full sec- **(d)** Top view of the full secondary ondary winding winding

Voltage multiplier

The build of the voltage multiplier was time-consuming, owning to the complicated interconnections among 48 diodes (24 pairs of 2 diodes in parallel), **18** capacitors and **19** heat sink rods. To avoid sharp edges, round bezels was used at all joints to connect all leads.

Figure **D-12:** Building of the voltage multiplier (a) version **1** with hollow copper tubes **(b)** side view of version 2 (built with help from Haofeng Xu of **LAE)**

Two version of the voltage multiplier was built, as shown in Fig. **D-12.** Version 1 (Fig. D-12a) uses hollow copper tubes as heat sinks, which are easy to machine, flexible in the tube diameter, but heavier¹¹. Version 2 (Fig. $D-12b$) uses off-the-shelf heat pipes (sealed copper tubes partially filled with heat-carrying liquid or vapor), which are only offered in several diameters and lengths, but lighter and have better heat transfer. The final design uses Wakefield-Vette's 121686REV1 .

A 1000:1 voltage divider (OHMITE SM204RD-0009) is soldered on the opposite end of the heat pipes across one stage of the voltage multiplier. The divided-down voltage is brought out through a pair of high voltage wires to the microcontroller for the close-loop control.

 11 Machinable copper tubes usually has a thicker wall thickness compared with the heat pipes.

Connectors and wires

To reduce the overall weight, we choose to use lightweight banana-type connectors (Pomona Electronics **5936-0** and **5935-0)** instead of those designed specifically for high voltage purposes, which are heavily insulated and large in size. We pay the price of the localized corona discharges at these connections, but in fact causes no noticeable reduction in efficiency nor electrical, visual, audible disruptions through our 1 year of testing (we could observe **2-3** minor discharging spots in a dark room). If one were to build a more robust industrial-grade converter, these should be upgraded accordingly.

The **18kV** FEP-insulated wires (Teledyne Reynolds **178-5790)** was used where voltages were below **10 kV.** The **30 kV** Silicone-coated FEP-insulated wires (Teledyne Reynolds **178-8781)** was used where voltages were above **10kV.**

Other high voltage wire makers include Rubadue [147], **AXON [109], DRUFLON [110].** Other high voltage connector makers include Glenair [148] and Amphenol Alden [149].

D.4.2 Resistive load

Individual high voltage resistors that can handle tens to hundreds of watts are rare, expensive and often offered only discrete values. Thus we built the test loads **by** flexibly connecting many smaller resistors in series and parallel (Fig. **D-13).**

A PCB board has 24 pads (4 **by 6),** on each of which soldered 2 PCB micro jack (Keystone **P/N 1682)** to insert the lead of a through-hole resistor in. The PCB load board can accommodate Vishay **RS/NS** series through-hole resistors, OHMITE 20 series through-hole resistors, or others which have similar body length and lead size. One can easily plug and remove a resistor, and the resistor leads friction-fit in the micro jack and guarantees the electrical connection.

D.4.3 Efficiency measurement

The input current and the input voltage into the prototype high voltage dc-dc power converter are measured **by** two digital multimeter Agilent **U3606A.**

The output voltage is measured with Tektronix **P6015A** at the +20 **kV** terminal of

(a) Resistor load box enclosed. The leads of **(b)** Resistor load printed-circuit board. One can easthe load are brough out from the top of the ily swap different resistors in. PCBs can be stacked box. Four fans are mounted on the sides of vertically on top of each other through four standoffs. the box to blow air on the resistors.

Figure **D-13:** Variable resistive load box

the voltage multiplier and multiplies by 2 to obtain the output voltage¹². The output current was not measured directly because the full-wave interleaved nature of the voltage multiplier. The output power was calculated **by** the output voltage and the load resistance with a temperature coefficient adjustment (assumed to be **260** ppm $(260 \times 10^{-6} \Omega)$ per °C temperature rise measured from 25 °C).

			Multimeter		Oscilloscope readings			Absolute temperature (°C)									
No	MOSFET	Load		$Vdc (V) \, \, dc (A) $	Transformer input voltage $(pk-pk)$ (V)	Inductor Output MOSF current $(pk-0)$ (A)	voltage' (kV)	ET	Inductor	Transf ormer	Diodes	Load	Note	Load resistance (Mohm)	Input power (W)	Output power (W)	Efficien CY
			24.15	0.36	127.00	0.93	6.04	34.00	26.30	26.00	26.70	27.50		5.33	8.77	6.84	0.78
$\overline{2}$			40.23	0.59	208.00	.49	10.00	35.40	27.00	26.00	28.80	30.00		5.34	23.62	18.74	0.79
		5.33 Mohm resistor load (53 of Vishay Dale RS010100K0FE73 resistor (100 kohm, 10 W, 5% each))	60.32	0.88	312.00	2.22	15.04	36.70	30.60	28.30	34.60	40.90		5.35	53.26	42.26	0.79
			80.39	1.22	430.00	3.02	20.60	41.20	33.60	31.10	39.00	53.50	Measured after 2 mins	5.37	98.00	79.03	0.81
	5 GaN System		100.51	.42	520.00	3.66	25.20	49.30	40.30	36.00	44.60	66.00		5.39	142.22	117.89	0.83
	GS66504B		120.64	1.67	620.00	4.38	30.00	59.70	46.60	40.00	50.00	83.60		5.41	201.71	166.32	0.82
	7 (final design)		140.76	1.87	716.00	5.00	34.40	69.20	56.00	45.00	59.00	90.00		5.42	263.22	218.33	0.83
			160.88	2.26	800.00	5.90	40.40	84.50	66.50	50.00	70.00	105.00		5.45	363.59	299.74	0.82
		3.05 Mohm resistor load (60 of OHMITE B20J50KE resistor in series (50 kohm, 20 W, 5% each))	177.00	3.29	906.00	5.48	38.00							3.00	582.33	481.33	0.83
$\frac{10}{11}$	EPC 2025	2.57 Mohm resistor load	40.30	0.79	199.00	1.67	8.12		DID NOT MEASURE			32.80		2.58	32.00	25.60	0.80
	(obselete	(one 40 Mohm resistor in parallel with	120.59	2.23	588.00	4.88	24.20					95.50	Measured	2.62	268.92	223.77	0.83
$\overline{12}$	after 2016)	54 of OHMITE B20J50KE resistor in	168.80	3.38	852.00	6.85	35.60						142.00 after 1 min	2.65	570.04	478.58	0.84
13		series (50 kohm, 20 W, 5% each))	176.82	3.77	916.00	7.15	38.90					180.00		2.68	667.14	564.58	0.85

Table D.12: Efficiency measurement of the prototype high voltage dc-dc converter.

Table **D.12** lists several efficiency measurements. The ones with GaN system **GS66504B** FETs (No.1 to **9)** are the final version presented in this Chapter and used in the flight test. Depending on the voltage and power, its efficiency ranges from **78%** to **83%.** With this prototype, we were not able to (nor needed) push to above

^{&#}x27; ¹²Voltages at both the $+20 \text{ kV}$ and the -20 kV terminals were measured to ensure the symmetric.
The -20 kV node voltage is slightly lower but the discrepancy is small enough to be neglected.

~-550 W at the output for more than **1. 5** min before the FETs overheat and blew up.

We also listed measurements **10** to **13,** which was conducted on a previous prototype using **EPC 2025** FETs. We were able to push to **565** W at **39 kV** with an efficiency of **85%.** Though the manufacturer stopped its production after **2016.**

The input voltage, input current and output voltage are also measured and recorded **by** the microcontroller (which are used during flight tests in Chapter **6).** These recordings were also calibrated against the measurement **by** the multimeter and the oscilloscope here.

Function	Explanation	Components	Manufacturer	P/N		
		DPDT relay	TE connectivity	$9-1462038-8$		
	Function as a current	SPST relay		1462041-7		
Start-up	limiter to charge the input capacitor	Relay driver	Diode Incorporated	DRDC3105F-7		
		Zener diode	Nexperia	PLVA650A,215		
		$2\,\mathrm{M\Omega}$ resistor	Yageo	$311-2.0MERCT-ND$		
	On-board data recording	RAM	Cypress	CY15B104Q		
	RC control, pair with the hand-held RC controller DX6i. The "Gear" signal is wired to the HVPC's MCU pin 42.	RC receiver	Sparkfun	AR6310		
LED indicator		LED	OSRAM Opto	LE RTDUW S2W		
		LED driver	On Semi	NDS331N		
Mechanical emer- gency switch	Inline with the logic battery, mounted on the bottom of the fuselage.	On Semi	CAT6219	3.3 V output		
	measure battery current	current sensor	Allegro	ACS712ELCTR		
	and over-current protection	fuse	Littlefuse	04853.15DR		
Sensing $\&$ protection	measure battery pack temperature	thermal couple amplifier	Analog devices	04853.15DR		
	measure battery voltage	$499 k\Omega$	tt-electronics- welwyn	PCF0805R- 499KBT1		
		$4.99\,\mathrm{k}\Omega$	Stackpole	RNCF0603TKY4K99		
	measure output voltage	$1000:1$ resistor divider	OHMITE	SM204RD-0009		

Table **D.13:** Component list of the accessory circuits in the 1st-generation dc HVPC

D.4.4 Accessory circuits

Accessory circuits are also included in the inverter board of the high voltage dc-dc power converter (dc HVPC) to facilitate the flight, including: start up circuit, onboard data recording, LED indicator¹³ and emergency switch. See Table D.13 for a list of components for each accessory function. These are tested in Chapter **6.**

D.5 High voltage experimental apparatus

This section describes **1)** how to set up a high voltage experimental apparatus like the one built for this project. 2) instrumentations for high voltage experiments.

D.5.1 High voltage enclosure and related setup

The high voltage apparatus consists of a grounded metal enclosure and a relay box. The developed high voltage prototypes were put in the enclosure and controlled to turn on and from outside of the enclosure. Several openings are made on the box to fit various cables connected to the prototype (power cables, measurement cables, etc). The enclosure should be closed during all experiments. The relay detects when the box is open and shuts off the power to the prototype and stop the experiments.

High voltage safety enclosure

We design the enclosure to fit **a** prototype and associate high voltage load resistors with a clearance of 10 cm for 40 kV . One should adjust the clearance according to their own voltage level. The enclosure is $60'' \times 24'' \times 24''$ in size and built with .090 aluminum. See Fig. D-14 for the drawing and the photo. There are **3** openings on the enclosure wall:

- A cutout of $36" \times 18"$ on the front panel, 0" from the top, 12" from each side. **A** window made with Lexan **0.250"** thick with hinge to cover this cutout.
- A cutout of $4" \times 2"$ on the left side panel, $10"$ from the top, $10"$ from each side
- **" A 1.5"** diameter hole on the left side panel, **3"** from the bottom, **11"** from sides

¹³Green is power off, blue is charging input cap, red is high voltage on

(a) Drawing

(b) Photo

Figure D-14: Drawing and photo of the high voltage enclosure

Relay box

The purpose of the relay setup is to detect the front panel of the enclosure open and then cut off the power going into the box when the front window panel opens. This protects the researcher from accidentally opening the window while the experiments are on. See Fig. **D-15** for the photo of the relay and Table. D.14 for a BOM.

Figure **D-15:** Photo of the relay box

Table D.14: BOM of the relay box

D.5.2 Other instruments

Grounding stick

One should use the grounding stick to discharge the circuits after the experiments are done before touching it. In the case when a person is shocked or physically touching the high voltage **by** accidents, **DO NOT** touch the person **by** hand; instead use the grounding stick to separate the person from the high voltage source.

We used the Groundstick-103 from http://www.hvrapc.com/groundstick.asp with a specification of **16 KJ** energy in **10** mins, **50** kV.

AED equipment

A Phillips Heartstart FRx **AED** defibrillator was installed in **10-061,** the MIT room with the high-voltage setup, in case an emergency were to happen.

High voltage probes

For high voltage dc measurement below 4-6kV, Teledyne LeCroy PPE4KV or **PPE6kV** series are cheap and accurate. For high voltage dc measurements below **20kV,** Tektronix **P6015A** offers good quality. There aren't off-the-shelf reliable probes that measure higher than **20kV** thus one needs to build a resistor divider network. For high voltage ac differential measurement, we used the Keysight **N2891A,** which is rated for **7kV** differential with a bandwidth of **70** MHz.

 \sim

 $\ddot{}$

Appendix E

Diode evaluations and balancing techniques

E.1 Temperature rise and loss measurements

E.1.1 Experimental setup

The specifications of all diodes under tests are listed in Table. **E.2.** We categorized them into **3** groups based on sizes and used **3** PCBs to conduct the tests, as shown in Fig. **E-1: RFU02VSM6S, RFU02VSM8S, ESH1GM** and **ESH1JM** were in one group; diodes blocking **5-15kV** were grouped together; all other diodes were grouped together. Within each group, the thermal path of the PCB is approximately the same. The layout of the PCBs are shown in Fig. **1-3.**

We drive all of the diode rectifiers with a custom-built inverter and transformer [74]; a simplified schematic for this system is shown in Fig. **E-2.** The specifications of the inverter, the transformer and the load are listed in Table E.1. C_s , L_s are external capacitors and inductors. C_p represents the parasitic capacitance of the transformer and the diodes reflected to the primary side. The resonant tank was tuned such that the current in L_s was near sinusodial at the frequency of interest, resulting in a trapezoidal voltage at the rectifier input.

The load of the rectifier is a custom-built variable resistor load. Output capacitors

Figure **E-1:** Three PCBs for the diode tests. The left one is used for diode **RFU02VSM6S, RFU02VSM8S, ESH1GM** and **ESH1JM;** the middle one is used for diodes blocking **5-15kV;** the right one is for the rest. The layout of the PCBs are shown in Fig. 1-3

Figure **E-2: A** simplified schematic of the custom-built inverter and transformer to drive the diodes under test. The specifications of the inverter, the transformer and the load are listed in Table **E.1.**

were connected across the load to ensure the output voltage ripple $\leq 5\%$.

The rectified **dc** voltage was measured using a Tektronix **6015A** probe. The load current was measured on the ground side using a Agilent 34410A digital multimeter in series with the resistor load. The temperature was measured **by** a FLIR **E6** hand-held thermal camera placed at a fixed distance away from the PCB board.

See all test conditions in Table. **E.2.** The error of the temperature measurement is calculated as the maximum between $\pm 2^{\circ}$ C and $\pm 2\%$ of the temperature reading.

Table **E.1:** Specifications of the custom-built inverter, transformer and load. The values marked with asterisk are for a specific operating point (the switching frequency is 1 MHz, the input voltage to the inverter is 40 V, the output voltage of the rectifier is 1.5 kV and the average output current is 30 mA . For each test in Table E.2, C_s , L_s , load resistor and output capacitor are tuned such that the resonant tank will provide the appropriate gain and frequency, the load will draw appropriate power and the output capacitor will ensure the output ripple voltage $\leq 5\%$ of the output voltage.

E-1.2 Loss characterization

For diodes with a maximum temperature rise lower than **80'⁰ C** in the 600kHz and 1 MHz single diode tests (short for ac tests), we conduct a separate dc test: drive the same full-bridge rectifier with a dc source at various voltages and currents. We record the maximum temperature rise in each test after the rectifier reaches thermal equilibrium. We also record the dc current and dc voltage at thermal equilibrium, **by** multiplying which we get the loss of each diode. **A** mapping between maximum

Figure **E-3:** The losses of selected diodes in the single diode tests

temperature rise and loss can be generated based on these tests. Then we back calculate the diode losses in ac tests **by** interpolating this temperature-loss map. In Fig. **E-3,** we show the maximum temperature rise of selected single diodes (same data as in Fig. 3-la), and the loss corresponding to the maximum temperature rise.

E.2 Closed-form analytical solution of series diode voltages

We start with the charge equation at each node in Fig. 3-3a.

$$
q_{n+1} = q_n + C_P v_n, ..., q_2 = q_1 + C_P v_1, q_1 = C_D v_1
$$

Then we substitute q_i in the function of q_{i+1} 's function,

$$
q_{n+1} = q_n + C_P v_n
$$

= $q_{n-1} + C_P v_{n-1} + C_P v_n = ...$
= $q_1 + C_P (v_n + v_{n-1} + ... + v_1)$

Combine with

$$
q_{n+1}=C_D(v_{n+1}-v_n)
$$

We can solve for v_{n+1}

$$
v_{n+1} = v_n + v_1 + \frac{C_P}{C_D} \sum_{1}^{n} v_i
$$

Rearrange the equation, v_{n+1} is a function of v_n and v_{n-1} ,

$$
v_{n+1} = v_n + (-v_{n-1} + v_{n-1}) + v_1 + \frac{C_P}{C_D} \sum_{1}^{n-1} v_i + \frac{C_P}{C_D} v_n
$$

= $v_n - v_{n-1} + (v_{n-1} + v_1 + \frac{C_P}{C_D} \sum_{1}^{n-1} v_i) + \frac{C_P}{C_D} v_n$
= $v_n - v_{n-1} + v_n + \frac{C_P}{C_D} v_n = (\frac{C_P}{C_D} + 2)v_n - v_{n-1}$

We can find the closed-form solution of this series **by** solving the equation

$$
x^{2} = (\frac{C_{P}}{C_{D}} + 2)x - 1
$$

Denote $a = \frac{C_P}{C_D}$, the roots to $x^2 - (a+2)x + 1 = 0$ are

$$
x_1 = \frac{a+2+\sqrt{a(a+4)}}{2}, x_2 = \frac{a+2-\sqrt{a(a+4)}}{2}
$$

Thus v_n is in the format

$$
v_n = c_1 x_1^n + c_2 x_2^n
$$

Where c_1 and c_2 are constants. The voltage drop across the nth diode is then

$$
v_{Dn} = v_n - v_{n-1} = c_1 x_1^n + c_2 x_2^n - (c_1 x_1^{n-1} + c_2 x_2^{n-1})
$$

= $c_1 x_1^{n-1} (x_1 - 1) + c_2 x_2^{n-1} (x_2 - 1)$

Plug in $n = 1$, we have

$$
v_{D_1}=c_1(x_1-1)+c_2(x_2-1)
$$

We also have initial condition

$$
v_1 = c_1 x_1 + c_2 x_2
$$

$$
\therefore v_1 = v_{D_1}
$$

\n
$$
\therefore c_1 x_1 + c_2 x_2 = c_1 (x_1 - 1) + c_2 (x_2 - 1)
$$

\n
$$
\therefore c_1 + c_2 = 0
$$

Therefore, we have

$$
c_1 = b_1
$$

\n∴ $c_1x_1 + c_2x_2 = c_1(x_1 - 1) + c_2(x_2 - 1)$
\n∴ $c_1 + c_2 = 0$
\n∴ $c_1 = -c_2 = \frac{v_1}{x_1 - x_2}$
\n∴ $\frac{v_n}{v_1} = \frac{x_1^n - x_2^n}{x_1 - x_2}$

 \ddot{v} *i a*₁ \ddot{v} *a*₁ \ddot{v}

We can then get the closed-form analytical solution of each diode voltage in **(3.1).**

E.3 Implementation of compensation techniques

E.3.1 Parasitic capacitance of a PCB

First, we export the PCB layout of the rectifier from Altium Designer to a **.STEP** file; then we import the **.STEP** file to FreeCAD, use a plug-in script provided **by** Fast Field Solver to process this geometry and save it as a net list file; lastly, we import the netlist file in the Fast Field Solver to solve for the capacitance between each two nodes in the geometry, as shown in Fig. E-4a.

The simulated capacitance matrix is shown in Fig. E-4b. We ignore the capacitance to ground from pads far away from the ground node (same for the V_o node). We further ignore the capacitances in green since they are very small, then combine the capacitances at each node, we get the simplified parasitic capacitances as shown in blue in Fig. E-5a.

Figure E-4: a) The copper layout of the full-bridge rectifier used in the **FEA** simulation. In the Fast Field Solver **[107],** one can define a group of conductors (traces, pads, via, etc) as one node. In this geometry, ground node and V_o node are in green; rest of the nodes are in red. The square-shape pads are nodes connecting two diodes and the T-shape pads are nodes connecting to the probe adapters. **b)** The simulated capacitance matrix of the PCB layout in Fig. E-4a. **All** capacitances to common (GND or V_o) are in red and in pF. The capacitors in green are between two probe pads and are 0.002 **pF;** the capacitors in yellow are between each diode pad and probe pad and are 0.045 **pF.**

Figure **E-5:** a) The estimated parasitic capacitance of each node to common (in blue); the capacitances are symmetric across the V_o -GND axis. The required compensation capacitors are marked in red. **b)** Schematic for calculation of compensation capacitances for the decoupled method in the general case where parasitic capacitances from each node to common are not equal.

E.3.2 Compensation capacitances in the general case

Figure **E-5b** shows a similar diagram to that of Fig. 3-4b. The only difference is that the parasitic capacitances from each node to common C_{p_n} have different values.

We split C_{p_i} into *i* capacitors in series, with the value of each as iC_{p_i} (for example, capacitor C_{p_2} is split into two capacitors each of value $2C_{p_2}$ connected in series and C_{p_n} is split into *n* capacitors each of value nC_{p_2} connected in series). We assume after compensation, $v_{D_1} = v_{D_2} = ... = v_{D_M}$, therefore the nodes on each dot-dash line in Fig. **E-5b** are at the same voltage potential, thus are virtually connected.

To ensure $v_{D_2} = v_{D_1}$, we need

$$
C_2' = C_{p_1}
$$

To ensure $v_{D_3} = v_{D_2}$, we need

$$
C_3' = C_{p_1} + 2C_{p_2}
$$

Following the trend, to ensure $v_{D_n} = v_{D_{n-1}}$, we have

$$
C'_n = C_{p_1} + 2C_{p_2} + \dots + (n-1)C_{p_{n-1}}
$$

The compensation capacitances for the independent compensation method in the general case can be calculated in a similar fashion.

As an example, the capacitances x, y, z in Fig. E-5a are calculated as follows:

x **=** *0.685 pF* $y = 0.685 + 2 \times 0.55 = 1.785 pF$ $z = 0.685 + 2 \times 0.55 + 3 \times 0.505 = 3.3pF$

As mentioned in Section 3.4, capacitances x, **y** and z are implemented with discrete capacitors with values of **0.5 pF, 1.5 pF** and **3 pF** respectively.

The accuracy when using the proposed compensation methods in practical applications can be affected **by: 1)** the accuracy of the simplified diode model in Section **3.2** and 3.3 (it does not include non-ideality of diodes, such as voltage dependency of C_D , the leakage current and its temperature dependency, etc; 2) the accuracy of the simulated capacitance matrix of the PCB (include the tolerance of the **FEA** simulation process, the accuracy of the assumed dielectric constant of the PCB core, manufacture tolerances of the PCB board, etc); **3)** the implementation of the compensation capacitances (availability of discrete capacitors, tolerance, voltage dependency of capacitors, etc). Note that as regards diode and compensation capacitor nonlinearity, it is typically possible to establish equivalent capacitance values for devices and capacitors (e.g., as done in **[150])** that enable the methods developed here to be applied even when such nonlinearities are significant.

Table **E.2:** Specifications of diodes under tests and conditions of tests in Fig. 3-la and Fig. **3-lb.** See Section **E.1** for error estimations of the temperature measurements. **All** data is updated in Sept. **2019.**

***** These tests did not reach thermal equilibrium and were cut off after the temperature became too high (cut off time varies between **30** to **90** seconds).

***** Through-hole diodes. In all the tests in Section **3. 1,** the leads of these diodes were cut to **<3** mm and soldered on one of the PCBs shown in Fig. **E-1.**

• Most high voltage diodes $(>= 5kV)$ have unconventional packages. Here "diode body length (mm)" x "diode body width (mm)" is listed.

§The names of following manufacturers are abbreviated: Taiwan is Taiwan Semiconductor, Dean is Dean Technology, VMI is Voltage Multiplier Inc.

ft For most Si diodes under tests, datasheets do not provide the temperature information of the "Forward Current".

t These reverse recovery times are defined as "Switching Time" in the corresponding datasheets.

Appendix F

Design study of second generation HVDC

F.1 Updates on the voltage multiplier weight study

Table **F.1:** Specifications of candidate diodes in the 2nd-gen voltage multiplier design. The ones highlighted in red are the most promising. Temperature data, loss data and the manufacturer abbreviation are all the same as in Fig.E-3 and Table **E.2.** The error estimation in the temperature and loss measurement is not included.

The process of the weight comparison of voltage multipliers (VM) is:

We pick a topology and calculate the weight of each capacitor in the selected topology. We identify the voltage across each capacitor and calculate their capacitances following the same method as in Chapter 2 but limiting the voltage droop on the **SSL** *RL08 8* to **5%** of the output voltage and the voltage ripple requirement to

100 V. Then, knowing the capacitance and the blocking voltage of each flying/output capacitor, the lightest discrete capacitor in the candidate pool is selected as the implementation. We allow discrete capacitors to be connected in series up to **6** and parallel up to **10** to form one flying/output capacitor and the voltage derating is **50%.** The weight is calculated accordingly.

Similarly, knowing the blocking voltage and carrying current of each diode in the **VMs,** the lightest discrete diode is selected from the pool and its loss is used to calculate the total loss. We allow discrete diodes to be connected in series up to 4 and parallel up to **6** to form one diode. The diode voltage derating is **50%** and current derating is **10%.**

We assume the PCB density is 3.3 mg/mm^2 (a standard 2-layer PCB). We calculate the PCB area taken **by** diodes as the area of all diodes (in practice, they can be soldered on both sides of the board, but we still want a **50%** safety margin). We calculate the PCB area taken **by** capacitors as **50%** of the area taken **by** all capacitors (assuming two layers of capacitors can be soldered on top of each other).

The adjustments include **1)** assuming **80%** of the measured losses is the switching losses and scales with the square of its blocking voltage. 2) if multiple diodes are connected in series and/or parallel as a higher-voltage diode, multiplying the loss of one diode accordingly.

F.2 System optimization

F.2.1 Updated inverter design equations

Appendix **D** presents the design equations for the series-parallel resonant inverter when connected with a **1** *: K* one secondary transformer and a **6** stage voltage multiplier. Here we consider multi-secondary transformer, which complicates the design equations and circuit models.

Figure F-i shows step-by-step models to calculate the equivalent load resistance reflected at the resonant tank when a multi-secondary transformer is connected. One
can replace R_T with eq (F.1) in equations listed in Section D.3.1 to design the seriesparallel resonant inverter in this Chapter.

$$
R_T = \frac{8}{\pi^2} \frac{R_{Load}}{K^2 (2Y)^2}, R_{Load} = \frac{V_o^2}{P_o}
$$
 (F.1)

Where V_o , P_o are the output voltage and power of the converter. Y is the voltage gain of each voltage multiplier polarity.

(a)

Figure **F-1:** Step-by-step simplified circuit models from Fig. 4-10 to calculate the equivalent load resistance reflected at the resonant tank.

F.2.2 Updated equations for transformer parasitics

Section **D.3.2** in Appendix **D** lists the equations used to estimate the parasitic capacitance of a high voltage transformer. In a multi-secondary transformer, one can reuse those equations to calculate the parasitic capacitance of each secondary winding reflected to the primary. The final capacitance should be X times that of a single winding because they are connected in parallel.

We give an example of calculating the diode body capacitance reflected to primary in the schematics in Fig. 4-10: a transformer with X secondaries, each secondary connects to a bipolar half-wave cockcroft-walton multiplier (each polarity has n stages). We assume each diode has a body capacitance of C_{Diode} – thus in a bipolar n-stage half-wave cockcroft-walton multiplier, the total diode capacitance is $4nC_{Diode}$.

With a X-secondary transformer (each winding has a turns ratio of $1 : \frac{K}{X}$), the final parasitic capacitance reflected back to primary is

$$
C_{Para_{diode}} = X \times (4nC_{Diode} \times (\frac{K}{X})^2) = \frac{4nK^2}{X}C_{Diode}
$$

Appendix G

Lightweight high-voltage inverter for dielectric-barrier discharge

G.1 Weight of magnetics in resonant topologies

Please refer to Chapter B and **C** for the core methods of the transformer and inductor weight study respectively. This section explains the variations/considerations for studying the magnetics in the resonant topologies, .i.e., as in Fig. 1-7a. In short, we follow four steps to simulate the lightest achievable weight of the magnetics at a fixed operating point:

- * Sweep a range of designs. Each design is defined **by:** the core size, the core material, the wire build (the litz wire size and the number of strands per wire) and the winding pattern (the number of turns and the number of layers of the winding).
- **"** Calculate electrical, thermal and mechanical parameters of each design. The electrical parameters include maximum flux density, inductance of the inductor, magnetizing impedance of the transformer. The thermal parameters include core loss (modeled with standard Steinmetz equations), copper loss (modeled with Dowell equations as in **[111])** and absolute temperature (modeled as in **[111]).** The physical parameters include packing factor (considering insula-

tions), winding width and height.

- Rule out designs with constraints: maximum flux density $\geq 75\%$ of saturation density, maximum temperature ≥ 90 °C, total loss $\geq 2\%$ for inductors and $\geq 5\%$ for transformers, overall packing factor¹ ≥ 0.7 , and the windings need to fit in the window height and width.
- **"** For each design that satisfies all constrains, we calculate the weight (consists of four parts: core, wire copper, wire insulation, and core insulation) and select lightest one.

G.1.1 Core size, wire build and winding pattern

We consider gapped **EE** cores for the inductor and ungapped **EE** cores for the transformer, center-leg winding in the height direction for both. The ranges of variables considered are summarized in Table. **G.1.**

Table **G.1:** The range of variables on core size, wire-build and winding pattern considered in the weight studies of magnetics in the resonant topologies

^{&#}x27;Defined as the area of wire copper, wire insulation and core insulation divided **by** the window area.

G.1.2 Core material and losses

We select 13 materials² in the range of 2kHz to 10 MHz based on either their high performance factors $(PF = Bf)$ in 2-500 kHz or high modified performance factors³ $(modified$ $PF = Bf^{\frac{3}{4}}$ [151]) in 0.1-10 MHz.

Manufac-	Material	Type	Frequency	Selectd properties	
turer	Name		$Range*$	B_{SAT} (T)	μ_r
Ferroxcube	3C96	Ferrite	25 to 500 kHz	0.44	2000
	3F ₃	Ferrite	25 to 700 kHz	0.37	2000
	3F35	Ferrite	0.5 to 1 MHz	0.42	1400
	3F46	Ferrite	1 to 3 MHz	0.43	750
TDK	N49	Ferrite	0.5 to 1 MHz	0.4	1500
Magnetics	T	Ferrite	100 to 400 kHz	0.53	2000†
Vacuum-	VITROP-	Nanocr-	2 to 200 kHz	1.2	2000†
schmelze	ERM 500Z	ystalline			
FairRite	67	Ferrite	2 to 7 MHz	0.25	40
	61	Ferrite	2 to 20 MHz	0.25	125
Hitachi	MLX6A	Ferrite	50 to 500 kHz	0.41	2300
	ML91S	Ferrite	0.6 to 3 MHz	$0.43\dagger$	1500†
	NL12S	Ferrite	1 to 5 MHz	$0.45\dagger$	80†
DMEGC	DMR51	Ferrite	0.5 to 1.5 MHz	0.41	1100

Table **G.2:** Transformer core materials and selected properties. The ones used in the lightest designs shown in Section **5.1** are highlighted in red.

*** This is the range in which core loss are provided in the datasheet.

t These parameters are estimated.

The **13** materials and some of their properties are listed in Table. **G.2** and their PF and/or modified PF are plotted in Fig. **G-1.** Most of these PF and modified PF are calculated with core loss data from the manufacturer datasheets, except **ML91S** (experimental result provided **by** undergraduate research student Rod Bayliss of MIT).

Looking into the lightest designs in Fig. **5-3,** Fig. 5-4 and Fig. **5-5,** we find that VITROPERM 500Z is used in **10** to **100** kHz, T and **3C96** are used in **100** to 200 kHz, MLX6A in 200 to 400 kHz, DMR51 in **0.5** to **1** MHz and 3F46 above 1 MHz. These materials are highlighted in red in Table. **G.2.** We calculated the core loss using the standard Steinmetz equations as mentioned in Appendix B.

²Some other materials considered include Ferroxcube "3F45" "3F5", TDK **"N97",** Vacuumschmelze "VITROVAC **6030F"** "VITROPERM **50OF",** Hitachi "PowerLite" **"MAGAMP",** and MK Magnetics **"0.0007"** Nano".

 3 Both at a loss density of $500 \,\mathrm{mW/cm^3}$. These performance factors are a first-order figure-ofmerit to evaluate core materials when they are core-loss limited. High performance factor usually means less-lossy.

Figure **G-1:** Performance factor (PF) and modified PF of various core materials. The dotted lines mark the envelop of PF and modified PF. The envelope indicates that VITROPERM 500Z MAGAMP, MLX6A, DMR51, 3F46, **ML91S, NL12S,** FairRite **67** are potentially the best choices across the frequency spectrum.

G.1.3 Inductances and Impedances

We design the inductor and/or the transformer to satisfy an operating condition.

Inductor

The inductance is calculated based on V_{in} , G , f and P_o (therefore each point in Fig. 5-**3** does not hold a constant inductance.). The resonant tank in Fig. **5-2** at resonance gives us

$$
G = \frac{V_T}{V_{in}}, R = \frac{V_T^2}{2P_o}
$$

$$
L = \frac{R}{2\pi f \times G} = \frac{V_T V_{in}}{4\pi f P_o} = \frac{GV_{in}^2}{4\pi f P_o}
$$

And the airgap is calculated as

$$
airgap = \frac{\mu_0 A_c N^2}{L} - \frac{L_e}{\mu_r}
$$

Where L_e is the length of the flux path in the core, A_c is the cross-sectional area of the core and *N* is the number of turns. We can then calculate the maximum inductor

current $I_{L_{max}}$ and therefore the maximum flux density B_{max} accordingly:

$$
I_{L_{max}} = \frac{V_T}{R} \times G = \frac{2P_o}{V_{in}}
$$

$$
B_{max} = \frac{\mu_0 \mu_e N I_{L_{max}}}{L_e}, \mu_e = \frac{\mu_r}{1 + \frac{\mu_r \times airgap}{L_e}}
$$

Transformer

In this study, we do not set limits on the magnetizing inductance, leakage inductances or the parasitic capacitances of the transformer. We assume the transformer has little leakage inductance and it can be modeled as an ideal transformer with a magnetizing inductance.

We do not impose any limit on the magnetizing impedance because it may be used in circuit operation and a hard limit will likely sacrifice the weight and specific power⁴, though we still model and "observe" the magnetizing impedance, as shown in the next section (Fig. **G-2** to Fig. **G-5),** with the equation:

$$
L_c = \frac{N_p^2}{R_c} = \frac{\mu_0 \mu_r A_c N_p^2}{l_c}
$$

G.1.4 Detailed simulation results and more interpretations Inductor

Detailed simulation results for inductor sizing are shown in Table. **G.3.**

Current density of the wire: most designs have a current density of $\sim 500 \,\mathrm{A/cm^2}$, which means the wire has been fully utilized. The exceptions are at high V_{in} and low frequency (the litz size is determined **by** the skin depth, which is larger than needed for carrying the current.)

⁴Note that our goal is to analyze the lightest achievable weight of the transformer in "general" resonant topologies, not to design the transformer with a certain impedance specification.

Table G.3: Detailed simulation results of the tank inductor weight studies, corresponding to Fig. 5-3.

 $\widetilde{\mathbf{V}}$

Transformer

Detailed simulation results for transformer sizing are shown in Table. G.4. Here we explain some of the trends in the data. More detailed graphs are provided in Fig. **G-2** to Fig. **G-5.**

Core weight percentage: the core accounts for \sim 50% of the total weight across all designs (see Fig. **G-2b** to Fig. **G-5b).** The copper in the wire and the insulation (including wire jacket and the insulation between core and windings) accounts for the remaining $\sim 50\%$. This is because the core $(\sim 5 \text{ g/cm}^3)$ has a smaller density compared with copper $({\sim}9 \text{ g/cm}^3)^5$, naturally the weight optimized designs would yield to a bigger core and fewer windings.

Inefficient use of the secondary wire: for high voltage transformer, the current density in the secondary wire is usually smaller than a general rule-of-thumb 500 A/cm^3 (see Fig. **G-2d** to Fig. **G-4d),** especially in the cases of low power, and/or high output voltage, and/or low frequency. This is because the litz wire diameter is set **by** the maximum of either twice the skin depth or the minimal available litz wire. At low power and high voltage, the secondary current is small and even the smallest available litz wire is more area than needed to carry the required current. This is worse at low frequency where the litz size is set to twice the skin depth, which is bigger than the minimal available litz size.

Core loss percentage: most designs in our investigation are core loss dominated. This is a compounded effect of the above two observation: bigger core contribute to higher core loss, and the inefficient use of winding makes the core loss dominate. Comparing Fig. G-4c to Fig. **G-4d,** Fig. G-3c to Fig. **G-3d,** and Fig. G-2c to Fig. **G-2d.,** we can see high core loss percentage usually corresponds to less current density of the secondary wire.

Magnetizing impedance ratio is calculated with the equation $(G.1)^6$. It is less intuitive to see any trends therefore we give one example: in Fig. G-4e, the increase

⁵The density of the insulation (assumed to be TEFLON) is $\sim 2 \text{ g/cm}^3$.

 6 Please note that this does not mean the ratio linearly increases with f and P_o and goes reversely with V_{pri}^2 because for each design, N_p , A_c and l_c are different.

in P_o does not results in a big increase in A_c , l_c and N_p (because we fix V_{pri} and increase the current, which means the core does not change much and only the primary wire gets thicker), therefore the ratio increases roughly linearly with P_o . We show the ratio plots here to emphasize that the "limiting the magnetizing impedance may sacrifice the achievable weight": suppose we limit this ratio to a fixed number, then at lower power (smaller P_o), we need a significantly larger core (bigger A_c) (which may not be necessary if we can get away with using the small magnetizing impedance in the circuit operation.).

Figure **G-2:** Correspond to Fig. 5-4a, several features of transformers changing with f with the other 3 parameters fixed at (marked by red asterisk): $V_{pri} = 400 \text{ V}, V_o =$ 4kV, $f = 10$ kHz, $P_o = 200$ W. (a) total weight. (b) core weight as a percentage of total weight. (c) core loss as a percentage of total loss. **(d)** current density of the secondary wire. (e) magnetizing impedance as a ratio of load resistance reflected to the primary.

Figure G-4: Correspond to Fig. 5-4c, several features of transformers changing vs P_o .

Figure G-5: Correspond to Fig. 5-4d, several features of transformers changing vs V_{pri} .

	Winding pattern Operating condition Core				Current density								Weight (g)															
											Primary		Secondary	(A/cm2)		Magnetiz		Overall		Loss (W)		Max			Primary	Secondary		
						Center	Thickn		Window	Window	Number		Number			ing	Bmax					Temp					Core	
	.Po	Vpri		$Vo (V)$ fs (Hz)	Material	Leg	ess	Ac	Height	Width	Number lof	Number		Primar Secon		Inductan	(T)	Packing		Coppe Total					eratur Core Copp Insulati Coppe Insulati insulati			Total
	(W)	(V)				Width	(mm)	(mm2)	(mm)	(mm)	of turns layers	of turns			dary	ce (mH)		Factor Core				e(G)		le r	lon	on	on	
	200	100	4000			لسسا							layers															
	200	200	4000		10000 VITROPERM 500Z	15	20	300	35	15		241		460	22	0.17	0.88	0.30	5.90	0.12 6.02		80.85 230.4		4.8	0.0 162.2	46.1	8.4	452.0
	200	300	4000		10000 VITROPERM 500Z	15	20	300	35	15	12	241	Ω	460	22	0.68	0.88	0.30	5.90	0.11	6.01	80.80 230.4		4.7	158.9 0.1	45.2	8.4	447.7
	200	400	4000		10000 VITROPERM 500Z	14	19	266	35	15	20	268	10	307	22	1.71	0.90	0.34	5.22	0.10	5.31	76.76 199.		7.5	0.3 178.3	50.7	8.0	443.9
	200				10000 VITROPERM 500Z	15 ¹	20 ₁	300	35	15	24	241	9	230	22	2.71	0.88	0.31	5.90	0.07	5.97	80.41 230.4		9.5	0.5 159.3	45.3	8.4	453.3
	200	500 600	4000		10000 VITROPERM 500Z	14	20	280	35	15	32	257	10	184	22	4.62	0.89	0.35	5.41	0.07	5.48	77.26 209.7		12.3	0.7 174.1	49.5	8.3	454.
	200	700	4000		10000 VITROPERM 500Z	13	20	260	45	15	41	274	8	153	$\overline{22}$	6.39	0.90	0.30	5.61	0.06	5.66	75.28 214.7		15.4	1.1 168.9	48.0	9.6	457.7
			4000		10000 VITROPERM 500Z	13	20	260	60	10	48	275	6	131	22	7.84	0.89	0.34	6.23	0.04	6.27	83.39 239.6		18.0	1.6 155.6	44.2	10.9	470.0
	200	800	4000		10000 VITROPERM 500Z	14	20 ¹	280	55	10	51	256	6	115	22	9.84	0.89	0.36	6.48	0.04	6.52	86.06 250.0		19.7	2.0 147.7	42.0	10.4	471.7
	200	900	4000		10000 VITROPERM 500Z	13	20	260	40	15	62 $\overline{2}$	277	9	102	$\overline{22}$	15.51	0.89	0.37	5.22	0.06 5.27		74.13 202.2		24.6	2.8 190.3	54.1	8.9	482.8
Sweep	200	1000	4000		10000 VITROPERM 500Z	15	20 ¹	300	35	15	59 $\overline{2}$	237	9	92	22	16.40	0.90	0.38	6.05	0.05 6.10		81.61 230.4		24.7	3.2 168.1	47.8	8.4	482.5
Vpri	200	1100	4000		10000 VITROPERM 500Z	13	20	260	45	15	75 $\overline{2}$	274	8	84	22	21.37	0.90	0.35	5.62	0.05 5.67		75.37 214.7		29.9	4.3 182.1	51.7	9.6	492.3
	200	1200	4000		10000 VITROPERM 500Z	15	201	300	40	15	71 $\overline{2}$	238	\mathbf{B}	77	22	22.36	0.90	0.36	6.40	0.04	6.44	81.64 244.8		29.8	4.7 163.4	46.4	9.2	498.4
	200	1300	4000		10000 VITROPERM 500Z	15	20	300	45	15	77 $\overline{2}$	238	7 ¹	71	$\overline{22}$	24.84	0.90	0.33	6.77	0.03	6.80	82.02 259.2		32.4	5.6 157.7	44.8	10.0	509.7
	200	1400	4000		10000 VITROPERM 500Z	15	19	285	50	15	87 $\overline{2}$	250	$\overline{7}$	66	22	28.53	0.90	0.32	6.82	0.03	6.85	81.21 259.9		35.8	6.7 163.5	46.5	10.5	522.9
	200	1500	4000		10000 VITROPERM 500Z	15	20	300	40	15	89 3	238	8	61	$\overline{22}$	35.13	0.89	0.40	6.38	0.04 6.42		81.42 244.8		39.7	8.1 175.9	50.0	9.2	527.6
	200	1600	4000		10000 VITROPERM 500Z	15	20	300	40	15	95	239		58	$\overline{22}$	40.03	0.89	0.42	6.37	0.04	6.41	81.36 244.8		42.5	9.3 177.2	50.3	9.2	533.4
	200	1700	4000		10000 VITROPERM 500Z	16	20 ¹	320	40	15	94	222		54	22	40.84	0.90	0.40	7.02	0.04	7.06	85.48 267.3		43.1	10.1 167.4	47.6	9.4	544.9
	200	1800	4000		10000 VITROPERM 500Z	17 ¹	20	340	40	15	94	210	$\overline{7}$	51	$\overline{22}$	42.42	0.90	0.40	7.59	0.03	7.63	88.73 290.		44.2	11.1 155.6	44.2	9.6	555.3
	200	1900	4000		10000 VITROPERM 500Z	17 ¹	20 ₁	340	45	15	99	209	6	48	$\overline{22}$	44.55	0.90	0.37	8.05	0.03	8.07	89.34 306.8		46.	12.5 150.0	42.6	10.5	569.1
	200	2000	4000		10000 VITROPERM 500Z	18	20	360	$\overline{35}$	20	99 $\overline{4}$	199	8	46	22	48.72	0.89	0.35	8.18	0.04 8.22		88.02 314.5		50.4	14.3 165.8	47.1	10.0	602.1
	200	400	800		10000 VITROPERM 5002	8	19 ¹	152	15	10	47	95		230	109	10.29	0.89	0.43	1.55	0.25	1.80	61.48	59.8	15.9	0.8 50.5	2.4	0.7	130.1
	200	400	1000		10000 VITROPERM 500Z	10	14	140	25	10	51	129		230	87	8.32	0.89	0.32	1.92	0.15 2.06		60.20	73.9	14.7	0.7 55.3	3.4	1.0	149.0
	200	400	1200		10000 VITROPERM 500Z	9	19 ¹	171	20	10	42 $\overline{2}$	127		230	73	7.90	0.89	0.38	2.03	0.16 2.18		62.60	78.8	13.9	0.7 65.2	4.8	1.3	164.6
	200	400	1400		10000 VITROPERM 500Z	9	18 ¹	162	25	10	44	155	7	230	62	7.44	0.89	0.36	2.14	0.15	2.29	61.86	82.4	14.1	0.7 78.6	6.9	1.7	184.4
	200	400	1600		10000 VITROPERM 500Z		20	180	25	10	40 $\overline{2}$	161	$\overline{7}$	230	55	6.83	0.88	0.37	2.35	0.13 2.48		63.21	91.6	13.7	0.7 85.7	8.6	2.1	202.3
	200	400	1800		10000 VITROPERM 500Z	10 ¹	17 ¹	170	40	10	42	190	5	230	49	5.38	0.89	0.27	2.96	0.09	3.05	64.81 114.2		12.7	0.61 82.8	9.5	2.9	222.8
	200	40 _C	2000		10000 VITROPERM 500Z	10 ¹	17	170	40	10	42	211	6	230	44	5.38	0.89	0.30	2.96	0.101	3.06	64.88 114.2		12.8	0.6 97.3	12.5	3.3	240.7
	200	400	2200		10000 VITROPERM 500Z	11	19	209	35	10	34	188	6	230	40	4.53	0.90	0.31	3.51	0.08	3.59	70.49 134.4		11.4	0.5 93.2	13.3	3.6	256.6
	200	400	2400		10000 VITROPERM 5002	11	18	198	35	10	36	217		230	36	4.81	0.89	0.36	3.31	0.09	3.40	69.01 127.4		11.7	0.6 111.1	17.5	3.8	272.1
	200	400	2600		10000 VITROPERM 500Z	11	18	198	40	10	36	235	$\overline{7}$	230	34	4.48	0.89	0.35	3.56	0.09	3.65	69.69 136.9		11.8	0.6 121.4	20.9	4.6	296.
	200	400	2800		10000 VITROPERM 500Z	12	18	216	40	10	33	232	7	230	31	3.99	0.89	0.35	3.99	0.08	4.07	73.17 153.4		11.2	0.5 123.3	23.1	5.0	316.6
	200	400	3000		10000 VITROPERM 500Z	11	19	209	45	10	34	256	$\overline{7}$	230	29	3.94	0.90	0.35	4.04	0.08	4.12	72.07 154.5		11.5	0.6 137.2	27.8	6.0	337.6
	200	400	3200		10000 VITROPERM 500Z	11	18 ¹	198	50	10 ¹	36	289	$\overline{7}$	230	27	3.93	0.89	0.36	4.05	0.08	4.13	71.31 155.9		11.9	0.6 153.2	33.5	6.7	361.7
	200	400	3400		10000 VITROPERM 500Z	12	20	240	45	10	30 ₁	256	7	230	26	3.44	0.88	0.36	4.66	0.07	4.73	76.19 182.0		10.8	0.5 144.7	34.0	7.2	379.3
	200	400	3600		10000 VITROPERM 500Z	12	20 ₁	240	35	15	30	271	10 ¹	230	24	3.67	0.88	0.34	4.37	0.09	4.46	70.30 170.		10.9	0.5 174.7	43.8	7.1	407.5
	200	400	3800		10000 VITROPERM 500Z	13 ¹	19 ¹	247	40	15	29	277	9	230	23	3.22	0.89	0.31	4.96	0.08	5.04	72.92 192.1		10.5	0.5 173.1	46.3	8.1	430.6
	200	400	4000		10000 VITROPERM 5002	15	20	300	35	15	24	241	\mathbf{Q}	230	22	2.71	0.88	0.31	5.90	0.07	5.97	80.41 230.4		9.5	0.5 159.	45.3	8.4	453.3
Sweep	200	400	4200		10000 VITROPERM 500Z	15	20 ¹	300	35	15	24	253	10	230	21	2.71	0.88	0.34	5.90	0.08	5.98	80.46 230.4		9.5	0.5 175.2	52.8	8.9	477.2
Vo	200	400	4400		10000 VITROPERM 500Z	14	19 _l	266	40	15	27	298	10	230	20	2.94	0.89	0.36	5.45	0.08	5.53	76.03 211.9		10.1	0.5 202.0	64.3	9.6	498.5
	200	400	4600		10000 VITROPERM 500Z	15	19	285	40	15	25	289	10	230	19	2.63	0.89	0.35	6.05	0.07	6.12	79.98 232.6		9.7	0.5 200.	67.4	10.3	520.8
	200 200	400 400	4800		10000 VITROPERM 500Z	15	20	300	45	15	24	289		230	18	2.41	0.88	0.32	6.64	0.07	6.70	81.20 259.2		9.5	0.5 197.2	69.8	12.0	548.2
	200	400	5000		10000 VITROPERM 500Z	15	19	285	50	15	25	314		230	17	2.36	0.89	0.32	6.76	0.07 6.83		81.00 259.9		9.7	0.5 212.7	79.1	13.1	575.0
	200		5200		10000 VITROPERM 500Z	17	19 ¹	323	45	15	22	287		230	17	2.09	0.90	0.34	7.61	0.06 7.67		87.43 291.5		9.0	0.4 201.8	78.8	13.1	594.7
	200	400	5400		10000 VITROPERM 500Z	15 ¹	191	285	55	15	25	339		230	16	2.24	0.89	0.33	7.12	0.07	7.18	81.68 273.6		9.7	0.5 233.	95.4	15.1	627.6
	200	400 400	5600 5800		10000 VITROPERM 5002	15	20	300	55	15	24	337		230	16	2.17	0.88	0.34	7.38	0.06	7.44	82.49 288.0		9.6	237.1 0.5	101.5	16.3	653.0
	200	400			10000 VITROPERM 500Z	17	20	340	50	15	21	306		230	15	1.90	0.89	0.35	8.38	0.06	8.44	89.43 323.		8.9	0.4 223.2	99.8	16.4	671.8
	200	400	6000 6200		10000 VITROPERM 500Z	15	19 ¹	285	70	15	25	376		230	15	1.95	0.89	$0.31 \ 8.19$		0.06	8.25	84.01 314.6		9.8	0.5 253.5	118.3	20.3	717.0
					10000 VITROPERM 5002	17 ¹	20	340	50	20	21	327	10 ¹	230	14	1.81	0.89	0.291	8.80	0.06	8.86	85.24 339.5		8.9	251.9 0.4	122.5	19.0	742.3
	200 200	400 400	6400		10000 VITROPERM 500Z	17	20	340	$\overline{55}$	20	21	337	10	230	14	1.73	0.89	0.28	9.23	0.06	9.29	85.72 355.8		8.9	261.5 0.4	132.4	21.0	780.
	200	400	6600 6800		10000 VITROPERM 500Z	17 ¹	20	340	55	20	21	348	10	230	13	1.73	0.89	0.30	9.23	0.06	9.29	85.72 355.8		8.9	272.1 0.41	143.3	21.6	802.2
	200				10000 VITROPERM 500Z	17	19 ¹	323	60	20	22	375	10	230	13	1.72	0.90	0.30	9.23	0.06	9.29	84.90 353.		9.2	291.5 0.4	159.5	22.9	837.0
	200	400 400	7000 7200		10000 VITROPERM 500Z	17	20	340	60	20	21	369	10	230	12	1.65	0.89	0.30 9.65		0.06 9.71		86.28 372.1		9.0	0.41 292.7	166.3	24.4	864.9
	200	400	7400		10000 VITROPERM 500Z	18 ¹	20	360	60	20	20	361	10	230	12	1.56	0.88	0.30 10.27		0.06 10.32		88.68 400.9		8.8	0.4 292.2	172.1	25.6	900.0
	200	400	7600		10000 VITROPERM 500Z 10000 VITROPERM 500Z	17	20 ₁	340	$\frac{65}{70}$	20	21	390	10	230	12	1.58	0.89	0.31 10.07		0.06 10.13		86.91 388.4		9.0	0.4 313.9	191.6	27.3	930.7
	200	400	7800		10000 VITROPERM 500Z	17	19	323		20	22	419	10	230	12	1.58	0.90	0.32 10.04		0.06 10.10		86.17 384.		9.2	0.4 335.	212.0	28.7	970.7
	200	400	8000		10000 VITROPERM 500Z	17	19 ¹	323	75	20	22	430	10	230	11	1.52	0.90	0.31 10.45		0.06 10.51		86.86 400.0		9.2	0.4 346.6	226.7	31.0	1013.9
						16	20	320	80	20	23	461	10	230	11	1.61	0.86	0.32 10.05		0.06 10.11		83.21 405.5		9.7	0.5 374.2	253.0	33.8	1076.7

 $\begin{tabular}{c} (a) \\ \hline \end{tabular}$ Table G.4: Detailed simulation results of the transformer weight studies, corresponding to Fig. 5-4.

Operating condition			Core						Winding pattern		Current density												Weight (g)							
												Primary		Secondary		(A/cm2)	Magnetiz		Overall		Loss (W)		Max			Primary		Secondary		
						Center	Thickn		Window	Window		Number		Number			ing	Bmax	Packing				Temp						Core	
	Po	Vpri		V o (V) fs (Hz)	Material	Leg	ess		Height	Width	Number	lof	Number		Primar	Secon	Inductan	(T)	Factor	Core	Coppe Total		eratur	Core				Copp Insulati Coppe Insulati insulati		Total
	(W)	N				Width	(mm)	(mm2)	(mm)	(mm)	of turns	layers	of turns	layers		dary	ce (mH)						e (C)			on		lon	on	
	100	400	4000		10000 VITROPERM 500Z	(mm)																								
	200	400	4000		10000 VITROPERM 500Z	12 15	20 20 ¹	240	40 35	15	30		301	10 ¹	115	11	3.44	0.88	0.34	4.66	0.02	4.68	70.07 182.0		10.9	0.5	197.5	56.1	8.71	455.7
	30 ₀	400	4000		10000 VITROPERM 500Z	15	20	300 300	35	15	24		241	\overline{Q}	230	$\overline{22}$	2.71	0.88	0.31	5.90	0.07	5.97	80.41	230.4	9.5	0.5	159.3	45.3	8.4	453.3
	400	400	4000		10000 VITROPERM 500Z	15	20	300	$\overline{35}$	15	24		241	$\overline{\mathbf{a}}$	345	33	2.71	0.88	0.31	5.90	0.16	6.06	81.22 230.4		9.5	0.5	159.3	45.3	8.4	453.3
	500	400	4000		10000 VIT ROPERM 500Z	15			35	15	24		241		460	44	2.71	0.88	0.31	5.90	0.28	6.18	82.36 230.		9.5	0.5	159.3	45.3	8.4	453.3
	600	400	4000		10000 VITROPERM 500Z	15	20 20	300 300	$\overline{35}$	15 15	24 24		241 241	\overline{q} \mathbf{q}	288	55	2.71	0.88	0.34	5.90	0.32	6.22	82.71 230.		19.3	0.6	162.8	46.3	8.4	467.8
	700	400	4000		10000 VITROPERM 500Z	15	20	300	35					\overline{a}	345	66	2.71	0.88	0.34	5.90	0.46	6.36	84.00 230.		19.3	0.6	162.8	46.3	8.4	467.8
	800	400	4000		10000 VITROPERM 500Z	15	20	300	35	15	24		241		403	76	2.71	0.88	0.34	5.90	0.62	6.52	85.54 230.		19.3	0.6	162.8	46.3	8.4	467.8
	900	400	4000		10000 VITROPERM 500Z	15			40	15	24		241		460	87	2.71	0.88	0.34	5.90	0.81	6.71	87.30 230.		19.3	0.6	162.8	46.3	8.4	467.8
Sweep	1000		400		10000 VITROPERM 500Z	15	20 $\overline{20}$	300 300	40	15	$\overline{24}$		241		345	98	2.55	0.88	0.32	6.2	0.79	7.06	87.06 244.		29.3	0.8	159.3	45.3	9.2	488.7
	1100	400				14		266		15	24		241		383	109	2.55	0.88	0.32	6.27	0.97	7.24	88.69 244.		29.3	0.8	159.3	45.3	9.2	488.7
Po	1200	400	4000 400		10000 VITROPERM 500Z 10000 VITROPERM 500Z	14	19		45	15 $\overline{15}$	27		271		422	120	2.77	0.89	0.32	5.78	1.28	7.05	87.06 224		31.3	0.91	173.6	49.3	9.5	489.2
	1300	400	4000		10000 VITROPERM 500Z	12	19 20	266 240	45		$\overline{27}$		271		460	131	2.77	0.89	0.32	5.78	1.52	7.29	89.19 224		31.3	0.9	173.6	49.3	9.5	489.2
	1400	400							50	15	30		301		498	142	3.05	0.88	0.32	5.25	1.94	7.19	88.21 205.		33.9	0.9	189.7	53.9	10.1	493.6
	1500	400	400		10000 VITROPERM 500Z	12 $\overline{12}$	20	240	55 55	15 15	30		301		403	$\overline{153}$	2.89	0.88	0.32	5.55	1.80	7.34	87.12 216.		45.7	1.1	184.8	52.5	10.9	511.5
		400	400		10000 VITROPERM 500Z	14	20	240			30		301		431	164	2.89	0.88	0.32	5.55	2.06	7.61	89.37 216.6		45.	1.11	184.8	52.5	10.9	511.5
	1600	400	400		10000 VITROPERM 500Z		19	266	50	20	27		271		460	175	2.49	0.89	0.23	6.43	2.16	8.59	89.47 250.3		42.3	1.0	169.1	48.	11.1	521.8
	1700 1800	400	4000 4000		10000 VIT ROPERM 500Z	12 $\overline{13}$	20	240	55	$\overline{20}$	30		301		489	186	2.74	0.88	0.24	5.84	2.65	8.49	88.93 228.		45.7	1.1	184.8	52.5	11.8	524.0
	1900	400			10000 VITROPERM 500Z		20	260 260	60	20	28		281		414	197	2.42	0.87	0.22	6.66	2.30	8.97	88.09 264.6		55.4		1.2 170.5	48.4	12.8	552.8
		400	4000		10000 VITROPERM 500Z	13	20		60	20	28		281		437	208	2.42	0.87	0.22	6.66	2.57	9.23	89.94 264.6		55.4	1.2	170.5	48.4	12.8	552.8
	2000	400	400		10000 VIT ROPERM 500Z	13	20	260	60	25	28		281		460	219	2.31	0.87	0.17	6.98		2.84 9.82	88.13 277		55.4		1.2 170.5	48.4	13.7	566.2
	200 200	400 400	4000 4000		7943 VITROPERM 500Z 10000 VITROPERM 500Z	14 13	20 20	280 260	50	20 10 ¹	32		321		183	17	3.68	0.89	0.26	4.99	0.07	5.06	62.22 263.4		15.6	0.7	272.5	67.6	11.5	631.2
	200	400	4000		15849 VITROPERM 500Z	10	16	160	60 40	20	28 28		281		230	22	2.67	0.87	0.32	6.04	0.06	6.10	81.81 239.6		10.5	0.5	158.3	45.0	10.9	464.9
	200	400	4000		31623 VITROPERM 500Z		12	60	50	20	49		281 491		365	35	1.97	0.90	0.18	6.3'	0.09	6.40	89.61 122.9		5.3	0.3	89.9	33.7	7.7	259.9
Sweep	200	400	4000		63096 VITROPERM 500Z		12	60	40	20	49		491	10	364 484	69 138	2.26 2.59	0.68 0.34		0.17 4.53	0.18	4.71	89.64	46.	6.4	0.41	62.2	36.1	6.1	157.2
	200	400	4000	125893			16	80	30	10	39		391		483	275	3.06	0.16	0.15 0.26	3.96 2.8	0.35 0.45	4.31 3.25	89.68	40.	4.8	0.3	30.0	27.6	5.3	108.3
	200	400	4000	251189 MLX6A			12	60	30	10	39		391		482	274	2.64	0.11	0.26	2.23	0.64	2.87	89.68 89.16	38.4	46 3.8	0.31	12.2	18.3	4.4	78.2
	200		4000	501187 DMR51			12	48	30	10	37		371		480	365	0.95	0.07	0.22	1.74	0.85	2.59	88.41	28.8 22.7	3.4	0.3 0.2	11.0 7.2	16.4 13.3	3.4 3.3	63.7 49.6
	200	400		4000 1000000 3F46				13	70	30	56	$\overline{1}$	561		489	437	0.19	0.09	0.05	2.38	1.00	3.38	88.72	12.7	4.6	0.3	7.4	15.6	7.9	48.6
														(b) Continued																

Table G.4: Detailed simulation results of the transformer weight studies, corresponding to Fig. 5-4.

	Operating parameters										Transformer																		
	Index							Core						Wire			Overall			Loss (W)						Weight (g)			
		Vin(V)		Vpri(V) Vo(V) Po(W)		fs(Hz)	Material	Ac	Window Height	Window Width	Pri wire	Sec wire	Num Of	Pri	Num Of	Sec	packing	Bmax				Absolut e temp		Pri	Pri	Sec	Sec	Core	
								mm ₂	(mm)	(mm)	Dia(mm)	Dia(mm) Pri turns		numberof	Sec	umber of	factor	(mT)		Core Copper Total		(C)	Core	copper	insu	copper	insu	insu	Total
		100	200	4000	200		10000 VITROPERM 500Z	255	60	10	0.85	0.85	14	layers	turns 281	layers	0.30	891.62	6.35	0.11	6.46								
		150	300	4000	200		10000 VITROPERM 500Z	255	60	10	0.85	0.85	21		281		0.31	891.62	6.35	0.08	6.42		85.61 244.8 85,33 244.8	5.1 7.6	0.1	155.0	44.0		459.
		200	400	4000	200		10000 VITROPERM 500Z	255	60	10	0.85	0.85	28 ¹		281		0.32	891.62	6.35	0.06	6.41		85.18 244.8	10.2	0.3 0.5	155.2	44.1	10	462.
Sweep Vin		250	500	4000	200		10000 VITROPERM 500Z	255	60	10	0.85	0.85	35		281		0.33	891.62	6.35	0.05	6.40		85.10 244.8	12.7	0.8	155.5	44.2	10.3	465.
		300	600	4000	200		10000 VITROPERM 500Z	255	60	10	0.85	0.85	42		281		0.34	891.62	6.35	0.05	6.39		85.04 244.8	15.3		155.7	44.2	10.3	468.
		350	700	4000	200		10000 VITROPERM 500Z	255	60	10	0.85	0.85	49 ₁		281		0.35	891.62	6.35	0.04	6.39		85.00 244.8	17.9	1.1	155.9	44.3	10.3	471.
		400	800	4000	200		10000 VITROPERM 500Z	255	60	10	0.85	0.85	56		281		0.36	891.62	6.35	0.04	6.39		84.97 244.8	20.4	1.6 2.1	156.1 156.4	44.4	10.3	475.
		100	200	1000	200		10000 VITROPERM 500Z	119	30 ¹	10	0.85	0.85	30 ¹		151		0.24	891.62	1.60	0.22	1.82	55.81	61.7	8.1	0.2	58.7	44.4 3.6	10.3	478. 133.
		100	200	2000	200		10000 VITROPERM 500Z	187	30 ¹	10 ¹	0.85	0.85	19		191		0.32	895.89	2.9 ¹	0.15	3.06		68.13 111.3	6.0	0.1	93.8	12.1		
	10	100	200	3000	200		10000 VITROPERM 500Z	187	50	10	0.85	0.85	19		286		0.32	895.89	3.84	0.14	3.98		70.68 147.2	6.0				2.7	226.
	11	100	200	4000	200		10000 VITROPERM 500Z	255	60	10	0.85	0.85	14		281		0.30	891.62	6.35	0.11	6.46	85.61	244.8	5.11	0.1 0.1	146.9 155.0	29.8		336.
Sweep Vo	12	100	200	5000	200		10000 VITROPERM 500Z	323	40	20	0.85	0.85	11		276	10	0.26	895.89	7.61	0.11	7.72		83.63 291.5	4.5	0.1	199.8	44.0 74.3	10.3	459. 583.
	13	100	200	6000	200		10000 VITROPERM 500Z	323	60	20	0.85	0.85	11		331		0.23	895.89	9.23	0.10	9.33		85.14 353.5	4.5	0.1	239.3	111.7	12.8 20.2	729.
	14	100	200	7000	200		10000 VITROPERM 500Z	323	70	20	0.85	0.85	11		386		0.27	895.89	10.04	0.10	10.14		86.40 384.5	4.6	0.1	289.	164.4		
	15	100	200	8000	200		10000 VITROPERM 500Z	285	90	20	0.85	0.85	13		521	10	0.32	859.14	9.40	0.11	9.51	79.71	383.0	5.2	0.1	411.4	278.	26.4 35.0	869.
	16	100	400	9000	200		10000 VITROPERM 500Z	247	140	20	0.85	0.85	31		699		0.31	831.42	10.30	0.07	10.37		77.86 441.0	11.9	0.6	533.	422.2	54.	1112. 1463.
	17	100	400	10000	200		10000 VITROPERM 500Z	323	150	30	0.85	0.85	31		776	10	0.24	635.79	10.37	0.08	10.45		64.42 663.6	13.3	0.6	674.5	615.5	74.6	2042.
	18	200	200	4000	100		10000 VITROPERM 500Z	209	50	20	0.85	0.85	17		341		0.22	895.89	4.82	0.04	4.86		65.19 184.6	5.8	0.1	207.4	58.9	10.4	467.
	19	200	200	4000	200		10000 VITROPERM 500Z	255	60	10	0.85	0.85	14		281		0.30	891.62	6.35	0.11	6.46		85.61 244.8	5.1	0.1	155.0	44.0	10.3	459.
	20	200	200	4000	300		10000 VITROPERM 500Z	255	60	10	1.21	0.85	14		281		0.32	891.62	6.35	0.14	6.49		85.97 244.8	10.4	0.2	159.	45.2	10.3	469.
	21	200	200	4000	400		10000 VITROPERM 500Z	255	60	10	1.21	0.85	14		281		0.32	891.62	6.35	0.26	6.61		87.02 244.8	10.4	0.2	159.1	45.2	10.3	469.
	22	200	200	4000	500		10000 VITROPERM 500Z	255	60	10	1.48	0.85	14		281		0.33	891.62	6.35	0.31	6.66		87.55 244.8	15.8	0.2	162.2	46.1	10.3	479.
Sweep Po	23	200	200	4000	600		10000 VITROPERM 500Z	255	60	10	1.48	0.85	14		281		0.33	891.62	6.35	0.45	6.80		88.85 244.8	15.8	0.2	162.2	46.1	10.3	479.
	24	200	200	4000	700		10000 VITROPERM 500Z	323	30 ¹	20	1.71	0.85	11		221	10	0.27	895.89	6.80	0.69	7.50		88.96 260.5	18.5	0.2	161.4	45.9	8.7	495.
	25	200	200	4000	800		10000 VITROPERM 500Z	255	40	20	1.71	0.85	14		281	10	0.26	891.62	5.71	1.07	6.78		81.66 220.3	21.3	0.2	193.7	55.0	9.2	499.
	26	200	200	4000	900		10000 VITROPERM 500Z	255	40	20	1.91	0.85	14		281	10	0.27	891.62	5.71	1.27	6.98	83.37	220.3	26.9	0.3	196.0	55.7	9.2	508.
	27	200	200	4000	1000		10000 VITROPERM 500Z	255	40	20	1.91	0.85	14		281	10	0.27	891.62	5.71	1.57	7.28		85.86 220.3	26.9	0.3	196.0	55.7	92	508.
	28	200	200	4000	1100		10000 VITROPERM 500Z	255	40	20	2.09	0.85	14		281	10	0.28	891.62	5.71	1.82	7.54	87.99	220.3	32.6	0.3	198.	56.3	9.2	516.
	29	200	200	4000	1200		10000 VITROPERM 500Z	247	40	20	2.09	0.85	15		301	10	0.30	859.14	5.00	2.32	7.33	87.03	203.9	34.9	0.3	212.2	60.3	94	521.
	30	100	200	4000	200		3981 VITROPERM 500Z	361	100	20	1.35	1.35	25		501		0.32	885.94	3.65	0.11	3.75	43.80	547.6	27.3	0.4	1010.2	168.4	20.7	1774.
	31	100	200	4000	200		6310 VITROPERM 500Z	361	50	20	1.07	1.07	16 ¹		321	10	0.29	873.42	4.85	0.11	4.96		57.91 374.3	10.9	0.2	391.8	85.0	12.4	874.
	32 33	100	200	4000	200		10000 VITROPERM 500Z	255	60	10	0.85	0.85	141		281		0.30	891.62	6.35	0.11	6.46		85.61 244.8	5.1	0.1	155.0	44.0	10.3	459.
		100	200	4000	200		15849 VITROPERM 500Z	165	40	20	0.96	0.68	14		281		0.17	869.44	6.37	0.10	6.46		89.45 129.9	5.4	0.1	91.7	34.4	7.6	269.
	34	100	200	4000	200		25119 VITROPERM 500Z	95	40	20	0.93	0.54	18		361		0.17	741.06	5.00	0.16	5.16	89.31	63.8	6.1	0.1	70.7	35.4	77	183.
	35 36	100	200	4000	200		39811 VITROPERM 500Z	75	40	20	0.86	0.43	21		421		0.16	507.66	4.51	0.23	4.74	89.97	50.4	5.1	0.1	45.2	30.5	6.3	137.
Sweep f	37	100	200	4000	200		63096 VITROPERM 500Z	45	50	30	0.83	0.34	29		581		0.09	386.58	4.60	0.34	4.94	89.57	38.9	4.9	0.1	32.1	29.5	5.71	111.2
		100	200	4000	200	100000		85	30	10	0.93	0.27	20		401	10 ¹	0.29	187.24	2.88	0.47	3.35	89.95	40.8	6.3	0.1	17.5	22.1	4.6	91.
	38	100	200	4000	200	1584893C96		65	30	10	0.83	0.21	22		441	10 ¹	0.26	140.45	2.25	0.69	2.94	88.48	31.2	4.6	0.1	10.5	18.7	3.7	68.8
	39 40	100	200	4000	200	251189 MLX6A		55	30	10	0.83	0.24	22		441	10	0.28	104.73	1.84	0.91	2.75	88.68	26.4	4.2	0.1	12.8	19.1	3.2	65.8
	41	100	200	4000	200	398107 MLX6A		45	30	10	0.82	0.19	21		421		0.23	84.61	1.49	1.01	2.50	87.71	21.6	3.5	0.1	6.81	14.3	2.8	48.9
	42	100	200	4000	200	630957 DMR51		55	30	10	0.83	0.19	15		301		0.16	61.15	2.03	0.76	2.79	89.64	26.4	2.8	0.1	4.5	9.9	3.2	46.9
		100	200	4000	200	1000000 3F46		33	30 _o	10	0.82	0.19	14		281		0.16	68.90	1.47	0.77	2.24	88.87	14.6	2.3	0.1	4.01	8.4	2.91	32.3

 $\footnotesize \begin{array}{c} \text{(a)}\\ \text{(a)}\\ \text{(b)}\\ \text{(b)}\\ \text{(c)}\\ \text{(d)}\\ \text{(e)}\\ \text{(f)}\\ \text{(g)}\\ \text{(h)}\\ \text{(h)}\\ \text{(i)}\\ \text{(i)}\\ \text{(i)}\\ \text{(i)}\\ \text{(j)}\\ \text{(k)}\\ \text{(l)}\\ \text{(l)}$

(b) Continued

Table **G.5:** Detailed simulation results of the combined weight of inductor and transformer, corresponding to Fig. **5-5.**

Table **G.6:** List of MOSFETs considered in the weight study of non-resonant topologies and the switched-capacitor multi-level inverter (credit to Suzanne O'Meara).

Table **G.7:** List of capacitors considered in the weight study of non-resonant topologies and the switched-capacitor multi-level inverter.

G.2 Implementation of the burst-mode solution

G.2.1 Hardware set up

We reuse the inverter and the high-voltage transformer built in Chapter 2 for the burst-mode operation (see the specifications in Table **2.3).** Figure G-6a shows the schematics.

The diagram of the DBD set up is shown in Fig. **G-6b.** The emitter electrode was a tungsten wire with a diameter of 0.254mm, the DBD electrode was a fluorinated ethylene propylene (FEP) insulated high voltage wire, which has a conductor diameter of 0.4mm and an overall diameter of 1.02mm. The two electrodes were spaced $\delta = 1$ mm apart. The span of the electrodes (into the page) was 750 mm. A 2.2 nF capacitor was placed in series with the DBD and the voltage across it was measured. The charge in the capacitor, which is calculated **by** multiplying the voltage and the capacitance, is the integral of the DBD current and was used to calculate the power draw (as in Fig. **1-2b).**

Figure **G-6:** Diagrams of the inverter/transformer and the DBD load used in the demonstration of the burst-mode solution.

G.2.2 Power measurements

Our goal is to compare the "efficiency" of the burst-mode DBD as a thruster with DBD driven **by** other more standard periodical waveform (such as sine wave, as used in our previous work in **[7]).** Two metrics characterizing the "efficiency" are "thrust"

Stop					Noise Filter Off	
	Θ		o 酒		$e - 3.27ms$ 621.0s G. $\approx 3.89ms$	400mV 400mV $\triangle 0.00V$
R.					<i><u>SERIES EN PORT</u></i>	
		1.00ms	50,6400 (1.2.40 V	< 10 Hz	
20.0 V \mathbb{R}_0	2,00kV	$Pk-Pk$ Ampl	111 V 8,40kV	味一味 S Freq	a. dtike 149.6kHz	02:04:57

(a) Burst-mode waveform

(b) Zoomed-in waveform at a lower DBD voltage *VAC*

Figure **G-7:** Experimental waveform when the inverter and transformer is bursting at 250 Hz. a) CH1: charge capacitor voltage V_{CAP} ; CH2: voltage across the DBD load *V_{AC}*. Both as labeled in Fig. G-6b. b) CH1: switching commands from the microcontroller; CH2: voltage across the DBD load V_{AC} .

and "power", intuitively, a thruster that can generate more thrust with less power is more desirable.

In this chapter, we conducted preliminary experiments to characterize the "power" of the burst-mode DBD. The thrust measurements will be carried out **by** Suzanne O'Meara.

We want to map "burst-mode" to an equivalent "sine-wave" and compare their power draw. First, we define three parameters for the burst-mode operation: the bursting duty cycle D , the switching frequency f_s and the number of pulses N_B . The bursting frequency f_B is then $f_B = Df_s/N_B$.

Then, we define the frequency of the equivalent sine-wave DBD as f_{DBD} . f_B is not necessarily equal to f_{DBD} because: 1) in the sine wave case (see [7] and Chapter 6), we observe that once f_{DBD} is higher than a threshold, further increasing f_{DBD} does not change the thrust generated, but only increases the power draw. 2) therefore we assume one sine wave at f_{DBD} generates the same amount of "useful" ions as one sine wave at f_s , even if f_s is significantly higher than f_{DBD} . In fact, bursting a few cycles of *f,* and resting for some period of time is a way to reduce power draw and not affect the thrust generation.

Thus, we assume bursting N_B number of f_s sine pulses, the equivalent ions generated is the same with N_B numbers of f_{DBD} sine pulses. To reduce the power draw, the f_s pulses should rest for $N_B T_{DBD} - N_B T_s$, which means the relationship between f_B and f_{DBD} is $T_B = T_{DBD}N_B$ and $f_{DBD} = f_BN_B$. As an example, if $f_s = 590 \text{ kHz}$ and we burst 2 pulses at $f_B = 250$ Hz, we should compare the power draw to the sine wave DBD with $f_{DBD} = 500$ Hz. Figure. G-7a shows an example waveform when bursting at **250** Hz⁷

The experimental details of burst-mode DBD in Fig. **5-18** is listed in Table. **G.8.** The sine wave experimental results are the same with Fig. 6-11a in Chapter **6.**

G.2.3 Remaining issues

We identify two issues of the burst-mode solution that require future research efforts:

- * Difficulty to generate "clean" pulses: due to the nature of the resonant tank, ringings occur during burst-mode operation and the peak amplitude of the ringing seems to be hard to control. These issues may increase losses in the circuit and result in inaccurate characterization of the DBD. See Fig. **G-7b** as an example.
- Severe audible noise compared with the sine wave. This may be caused **by 1)** the

⁷The cursor in the screen shot roughly measures the bursting period to be 4 ms **(250** Hz). The "Freq" measurement of channel 1 in the screen shot is not accurate (possibly due to the waveform is a mix of both high frequency and low frequency).

No.	Switching Frequency (kHz) f_{s}	Number of pulses $N_{\rm B}$	Duty (%) D	Bursting Frequency (kHz) $\mathbf{f}_{\mathbf{B}}$	Equivalent DBD freq (kHz) $\boldsymbol{\mathsf{f}}_{\mathsf{DBD}}$	Vac (amp) (V)	Theta $f_{DBD} V_{ac}^{3.5}$	Power (W)	Power per meter span (W/m)
1	590	10	20	11.67	118	3160	6619	14.19	19
$\overline{2}$	590	59	12.5	1,25	73.75	3360	5128	10.57	$\overline{14}$
$\overline{\mathbf{3}}$	590	4	2	2.547	11.8	3640	1086	4.67	
4	590	$\overline{18}$	$\overline{2}$	0.636	11.8	3480	928	2.62	$\frac{9}{5}$
$\overline{5}$	590	11	20	10	118	3040	5780	22.01	44
6	590	5	10	10	59	3240	3612	15.39	31
7	590	2	$\overline{5}$	10	29.5	3640	2714	4.73	g.
8	590	23	20	5 ¹	118	3280	7541	21.79	44
$\overline{9}$	590	$\overline{11}$	10 ¹	5	59	3240	3612	9.04	$\overline{18}$
10	590	5	$\overline{5}$	$\overline{5}$	29.5	3200	1729	5.96	$\overline{12}$
$\overline{11}$	590	59	20	2	118	3240	7224	23.98	48
$\overline{12}$	590	29	10 ¹	$\overline{2}$	59	3160	3309	13.02	$\overline{26}$
13	590	14	$\overline{\mathbf{5}}$	$\overline{2}$	29.5	3640	2714	7.85	16
14	590	11	$\overline{20}$	10	118	3600	10446	19.77	40
15	590	5	10	10	59	3720	5858	14.38	29
16	590	$\overline{2}$	5	10	29.5	3680	2820	2.63	$\overline{5}$
$\overline{17}$	590	23	20	5	118	3680	11281	22.35	45
18	590	11	10 ₁	5	59	3600	5223	9.91	$\overline{20}$
19	590	5	5	5	29.5	3640	2714	5.65	$\overline{11}$
20	590	59	20 ²	$\overline{2}$	118	3880	13577	23.17	46
21	590	29	10 ¹	$\overline{2}$	59	3680	5641	12.28	25
22	590	14	$\overline{\mathbf{5}}$	$\overline{2}$	29.5	3840	3273	6.39	$\overline{13}$
24	590	5		$\overline{\mathbf{2}}$	11.8	3960	1458	1.85	
25	590	11	$\frac{2}{2}$		11.8	4360	2042	2.60	$\frac{4}{5}$
26	590	23	$\overline{\mathbf{2}}$	0.5	11.8	4040	1564	2.39	
$\overline{27}$	590	59	$\overline{2}$	0.2	11.8	4200	1792	1.50	$\overline{3}$

Table **G.8:** Details of burst-mode DBD power measurements in Fig. **5-18.**

DBD electrodes vibrating more severely in burst-mode than sine wave mode. 2) electronics also generate more audible noise at burst-mode. Since "silence" is one of the most desirable features of the **EAD** thruster, this issue needs to be resolved if the burst-mode solution is to be used in practical application.

G.3 Weight study and implementation of the resonant transition boost converter (RTC)

Figure G-8a shows the circuit diagram of a RTC. Figure **G-8b** shows an example waveform of the switching node voltage and the inductor current.

Different from a standard boost converter, in a RTC, the inductor resonates with the switching node capacitance C_M near the switching frequency and achieves zerovoltage switching of the **MOSFET.** This is not a fixed frequency converter, rather, the switching frequency and the inductor current can be calculated from C_M , V_{in} , V_o

and P_o [113, 152].

Figure G-8: RTC boost schematic and simulated waveforms when $V_{in} = 100V$, $V_o =$ $400V$ and $P_o = 200W$. The switching frequency is \sim 1.15 MHz.

G.3.1 Operation and gate driving circuits

Gate driving circuits

The driving circuit is shown in Fig. **G-9.** The driving circuit has two parts: the top part of the circuit is for zero-voltage-switching (ZVS) detection, which detects when the switching node voltage v_M is below a preset ZVS limit and turns on the MOSFET **S;** the bottom part of the circuit is for on-time control, which sets the on time of the **MOSFET S.**

Four signals highlighted in green, "ZVS-limit", "Ctrl", "Disable" and "ManualOn", are commanded from a microcontroller. In steady state operation, "Disable" and "ManualOn" are both logic low.

Figure **G-9:** RTC boost gate-driving circuits

Steady state operations

For a given set of V_{in} , V_a , P_a , inductor *L* and switching node capacitance C_M , we can calculate the timing of each period labeled in Fig. **G-8b,** the frequency, and the inductor peak current. See **[113] by** Dr. Gus Zhang for equations. Here we give a brief explanation of the operations of each period.

Period (1) For analysis purpose, we assume the circuit start with MOSFET S being off and diode D being on. Thus V_M is connected to V_O – the inductor L releases energy to the load. The inductor current i_L starts at some positive value and discharges to zero. At the moment when i_L hits zero, the diode D turns off, L, *CD* and *Coss* form a **LC** resonant network where *Coss* discharges, *CD* charges and i_L keeps going negative. During this resonant transient, v_M (i.e., the voltage across *Coss)* rings down from *Vo.*

 v_M is divided down to $v_{M_{Low}}$ and compared with "ZVS₋limit". When $v_{M_{Low}}$ decreases to lower than "ZVS-limit", the comparator output "ZVS.signal" goes from V_{CC} to zero. This results in a) the output of the NOR gate turns high (thus v_G turns high and **MOSFET S** turns on) and **b)** the switch *Sramp* turns off. (Let's stop for a second and check the gate signal v_G before this resonant transition: $v_{M_{Low}}$ was higher than "ZVSlimit", thus "ZVS-signal" was high and the switch *Sramp* was on, making the comparator output "Switching-signal" logic low. Therefore the NOR gate outputted low, keeping the **MOSFET** S off. This is consistent with the assumption we made.)

Period $\left(2\right)$ After the MOSFET S turns on and the switch S_{ramp} turns off, the voltage on the capacitor *Cramp* starts to build up at the rate

$$
V_{C_{ramp}}=\int \frac{I_{ramp}}{C_{ramp}}dt
$$

Once *Vramp* increases to "Ctrl", the comparator output "Switching-signal" turns high. At this moment, the output of the NOR gate turns low, thus V_G turns low and the **MOSFET S** turns off.

Period (3) **and** (4) **From the moment when MOSFET S turns off, the voltage**

at v_M starts to ramp up, when it increases to "ZVS_{-limit"}, "ZVS_{-signal}" turns high. This makes the switch S_{ramp} turns on, shorting the capacitor C_{ramp} to ground and making "Switching-signal" turn low. At this moment, the output of the NOR gate keeps low.

Start up procedures

The above gate driving operation is self-sustained during the steady state **-** once after the inductor current i_L builds up enough charge to be able to ring down v_M to below "ZVS limit", the gate driving circuit "kicks" on **by** itself every cycle.

During the start up, we manually toggle MOSFET S to build up i_L and V_O until the driving circuit latches on a pulse itself. We do so **by** toggling "Disable" and "ManualOn". One should set "Ctrl" low enough so that it can trigger "Switching-signal" to toggle.

G.3.2 Weight study of the inductor

The timing calculation of the RTC is quite time-consuming. To make the simulation size manageable, we reduced the range of the core sizes to off-the-shelf cores in Table B.1.

We pick a inductor design (a combination of core size, wire build, winding pattern, and airgap) and calculate its inductance as

$$
L = \frac{\mu_0 A_c N_p^2}{airgap + L_e/\mu_r}
$$

Then we assume C_M =160 pF across all simulations⁸ to calculate the timing and the inductor current (following equations in **[1 13]).** Once we know the inductor current and inductance, the core loss is calculated using standard Steinmetz equations (same as with the tank inductor) and the copper loss is calculated including the dc current:

⁸We assume two **GS66502T** in parallel (40 pF each), two SiC schottky diodes **C3D1P7060** in parallel **(10 pF** each), then with a **50%** margin to account for stray capacitances. This may vary during the actual design, but we hold it constant here for ease of simulation.

$$
P_{copper} = I_{Lave}^2 R_{dc} + I_{Lac_{1rms}}^2 R_{ac}
$$

Where $I_{L_{ave}}$ is the average inductor current and $I_{L_{ac} \rvert_{rms}}$ is the rms of the fundamental of the inductor current ac component. R_{dc} and R_{ac} are the dc and ac resistance of the winding respectively.

Note that since the inductor is DC-biased, one can also use the general Steinmetz equations **(GSE) [153]** to model the core loss.

G.3.3 More experimental results and remaining work

Figure G-10 shows the thermal image of the RTC operating at $V_{DC} = 70V$, $V_o = 300V$ and $P_o = 112W$ for 5 min. The hottest spot in the RTC is one of the two parallel MOSFETs. Two MOSFETs exhibit different temperature rise because their thermal paths were not designed equally.

Remaining work on the RTC include: **1)** test the prototype with smaller inductor; 2) test the prototype at **100** V input, 400 V and 200 W output. Redesign of the **MOSFET** thermal paths may be required; **3)** integrate the RTC with the developed switch-capacitor multi-level inverter prototype to realize close-loop control of the output high voltage ac waveform.

Figure **G-10:** Thermal image of the resonant transition boost converter prototype when it converts $V_{DC} = 70V$ to $V_o = 300V$ and outputs $P_o = 112W$.

Table G.9: Detailed weight study of the RTC converter, corresponding to Fig. 5-8. The "peak current density" is calculated as the peak inductor current divided by the wire area, the average current density is smaller.

Table G.10: Detailed weight study of the combination of RTC converter and the full-bridge inverter, corresponding to Fig. 5-11. The "peak current density" is calculated as the peak inductor current divided by the wire area, the average current density is smaller.

G.3.4 Specifications

Table **11** lists the components used in the resonant transition boost converter.

Table **G.11:** Component list of the resonant transition boost converter **t** This inductor is the one shown in Fig. 5-19a. **A** smaller inductor made with 3F46 material is under construction.

GA4 Implementation of the SCMLI

Table **G.12** lists the specifications of the 11-stage **SCMLJ.** This section focuses on **1)** control of the converter. 2). several "unexpected" issues of this converter during implementation.

Cate- gory	Function	Manufacturer	Part Number	Note
Power	MOSFET	Infineon	IPN80R1K2P7	
stage	Diode	On Semiconductor	ES1J	The diode in series with switch A
	Flying capacitor	TDK	C4532X7T2 J304K250KA	3 capacitors stack in parallel [†]
Gate	Gate driver	Maxim	MAX17601	
driving	Digital isolator	TI	ISO7720FDWV	Use 2 per stage
	Isolated power supply	Analog Devices		ADuM6000
	Isolated power supply for $SA0-9$	Analog Devices		ADUM5028-5BRIZ
Logic	Linear regulator	STMicroelectronics	L7806CV	$9 - 6$ V LDO
	Linear regulator	Diode incorporated	AZ1117E	5 - 3.3 \textrm{V} \textrm{LDO}
	Microcontroller (MCU)	Microchip		DSPIC33FJ256GP510
	isolator	Broadcom	HCPL-0931	Provide isolation for UART communication
	$\operatorname{Latch}% \left(\mathbf{1}_{A}\right) ^{2}$	$\overline{\text{T}}\text{I}$	CY74FCT841T	Unused

Table **G.12:** Component list of the 11-stage switched-capacitor multi-level inverter **t** It is not necessary to use **0.9 pF** capacitor. We have this for testing purposes.

G.4.1 Switching pattern and deadtime implementation

There are many ways to implement the switching sequence of this SCMLI topology. We choose the switching patterns in Fig. **G-11** to ensure that the capacitor at each stage is connected to the input source for as long a time as possible **-** this makes sure the capacitors stay mostly charged, yielding a higher overall efficiency. For illustration purpose, the switching pattern without deadtime is listed in Table. **G.13.** The actual hardware runs the version with deadtime implementation.

Deadtime needs to be implemented between two "sets" of switching combinations as a transition. One way to implement the deadtime is to turn all switches off. The advantage is that this can be implemented in hardware circuit quite easily (for example, has a mux for each switching signal where one of the input to the mux is always connected to ground). However, the disadvantage is that the switching frequency is increased significantly. This seems not to be scalable if one wants to achieve higher output frequency.

Our implementation minimizes the times that a switch is switched in a cycle and

Figure **G-11:** Switching waveforms (with deadtime) of a 11-stage switched capacitor multilevel inverter when generating a sine wave. The switch label corresponds to Fig. **5-17.** SWA to SWE corresponds to **SA** to **SE** of that stage.

avoids any possibilities that a capacitor in a stage is shorted during the deadtime. Capacitor in Stage i can be shorted when SB_{i+1} is on at the same time as SE_i (when $V_o > 0$, or when SD_i annd SC_i are on at the same time (when $V_o < 0$). We show two examples:

- Between Set 1 and Set 2 in Table G.13, $V_o > 0$, the capacitor in Stage 8 can be shorted at the transition, therefore we should turn off *SE8* first, then turn on *SB9 .* And these two steps should happen in order, not at the same time.
- \bullet Between Set 21 and Set 22 in Table G.13, $V_o < 0$, the capacitor in Stage 8 can be shorted, therefore we should turn off *SD8* first, then turn on *SCs.*

Set		Stage No.										
	$\mathbf{v}_{\mathbf{o}}$	$\bf{0}$	1	$\overline{\mathbf{2}}$	$\overline{\mathbf{3}}$	4	$\overline{5}$	$\overline{\mathbf{6}}$	7	$\overline{\bf 8}$	$\overline{9}$	$\overline{10}$
$\overline{\mathbf{0}}$	$\overline{0}$	ADE	ADE	ADE	ADE	ADE	ADE	ADE	ADE	ADE	ADE	$\frac{1}{2}$
$\overline{1}$	$\overline{V_{in}}$	ADE	ADE	ADE	ADE	ADE	ADE	ADE	ADE	ADE	\overline{D}	$\overline{\mathbf{B}}$
$\overline{\mathbf{2}}$	$2V_{in}$	ADE	ADE	ADE	ADE	ADE	ADE	ADE	ADE	D	\overline{BD}	\overline{B}
$\overline{\mathbf{3}}$	$3V_{in}$	ADE	ADE	ADE	ADE	ADE	ADE	ADE	\overline{D}	\overline{BD}	\overline{BD}	\overline{B}
$\overline{\mathbf{4}}$	$\overline{4V_{in}}$	ADE	ADE	ADE	ADE	ADE	ADE	\overline{D}	BD	BD	BD	\overline{B}
$\overline{5}$	$5V_{in}$	ADE	ADE	ADE	ADE	ADE	$\overline{\text{D}}$	BD	BD	BD	BD	\overline{B}
$\boldsymbol{6}$	$6V_{in}$	ADE	$\overline{\text{ADE}}$	ADE	ADE	$\overline{\text{D}}$	\overline{BD}	BD	BD	BD	BD	\overline{B}
$\overline{7}$	$7V_{in}$	ADE	$\overline{\rm ADE}$	ADE	$\overline{\mathbf{D}}$	BD	BD	BD	BD	\overline{BD}	\overline{BD}	\overline{B}
$\overline{\mathbf{8}}$	$\overline{8V_{in}}$	ADE	ADE	\overline{D}	BD	BD	BD	BD	BD	BD	BD	\overline{B}
$\overline{9}$	$9V_{in}$	ADE	\overline{D}	\overline{BD}	\overline{BD}	\overline{BD}	\overline{BD}	BD	$\overline{\mathrm{BD}}$	BD	BD	\overline{B}
10	$\overline{10} \bar{V}_{in}$	$\overline{\text{D}}$	\overline{BD}	BD	\overline{BD}	BD	BD	BD	\overline{BD}	\overline{BD}	BD	\overline{B}
11	$\overline{9}V_{in}$	ADE	$\overline{\mathbf{D}}$	BD	BD	BD	\overline{BD}	\overline{BD}	BD	BD	BD	$\overline{\mathbf{B}}$
12	$\overline{8V_{in}}$	ADE	ADE	\overline{D}	BD	BD	BD	\overline{BD}	BD	BD	BD	$\overline{\mathbf{B}}$
$\overline{13}$	$\overline{7V_{in}}$	$\overline{\text{ADE}}$	ADE	ADE	$\overline{\mathbf{D}}$	\overline{BD}	\overline{BD}	\overline{BD}	BD	BD	BD	\overline{B}
14	$6V_{in}$	ADE	ADE	ADE	ADE	$\overline{\text{D}}$	\overline{BD}	BD	$\overline{\mathrm{BD}}$	BD	BD	$\overline{\mathbf{B}}$
$\overline{15}$	$5V_{in}$	ADE	ADE	ADE	ADE	ADE	\overline{D}	BD	BD	\overline{BD}	BD	$\overline{\mathbf{B}}$
16	$\overline{4}V_{in}$	ADE	ADE	ADE	ADE	ADE	ADE	$\overline{\textbf{D}}$	BD	BD	BD	\overline{B}
17	$\overline{3}V_{in}$	ADE	ADE	ADE	ADE	ADE	ADE	ADE	$\overline{\mathbf{D}}$	BD	\overline{BD}	\overline{B}
18	$2V_{in}$	ADE	ADE	ADE	ADE	ADE	ADE	ADE	ADE	\overline{D}	BD	\overline{B}
19	\overline{V}_{in}	$\overline{\text{ADE}}$	ADE	ADE	ADE	ADE	ADE	ADE	ADE	ADE	$\overline{\mathbf{D}}$	\overline{B}
20	$\bf{0}$	ADE	ADE	ADE	ADE	ADE	ADE	ADE	ADE	ADE	ADE	۰
21	$-\overline{V_{in}}$	ADE	ADE	ADE	ADE	ADE	ADE	ADE	ADE	ADE	CE	$\overline{}$
22	$\overline{-2V}_{in}$	ADE	ADE	ADE	ADE	ADE	ADE	ADE	ADE	$\overline{\text{CE}}$	$\overline{\text{CE}}$	-
23	$\overline{\cdot 3 V_{in}}$	ADE	ADE	ADE	ADE	ADE	ADE	ADE	$\overline{\text{CE}}$	$\overline{\text{CE}}$	$\overline{\text{CE}}$	\blacksquare
24	$\overline{4V_{in}}$	ADE	ADE	ADE	ADE	ADE	ADE	CE	CE	$\overline{\text{CE}}$	$\overline{\text{CE}}$	
$\overline{25}$	$5V_{in}$	ADE	ADE	ADE	ADE	ADE	CE	$\overline{\text{CE}}$	$\overline{\text{CE}}$	CE	$\overline{\text{CE}}$	
26	$\overline{\cdot 6 V_{in}}$	ADE	ADE	ADE	ADE	CE	CE	$\overline{\text{CE}}$	CE	$\overline{\text{CE}}$	$\overline{\text{CE}}$	\overline{a}
$\overline{27}$	–7 \overline{V}_{in}	ADE	ADE	ADE	$\overline{\text{CE}}$	CE	$\overline{\text{CE}}$	$\overline{\text{CE}}$	$\overline{\text{CE}}$	$\overline{\text{CE}}$	CE	
28	$-8V_{in}$	ADE	ADE	$\overline{\text{CE}}$	$\overline{\text{CE}}$	CE	$\overline{\text{CE}}$	$\overline{\text{CE}}$	$\overline{\text{CE}}$	$\overline{\text{CE}}$	CE	
29	$\overline{9V}_{in}$	ADE	CE	CE	CE	CE	CE	$\overline{\text{CE}}$	$\overline{\text{CE}}$	$\overline{\text{CE}}$	$\overline{\text{CE}}$	
30	$-10V_{in}$	$\overline{\text{CE}}$	$\overline{\text{CE}}$	$\overline{\text{CE}}$	$\overline{\text{CE}}$	CE	CE	$\overline{\text{CE}}$	$\overline{\text{CE}}$	$\overline{\text{CE}}$	CE	
$\overline{31}$	-9 $\overline{V_{in}}$	ADE	$\overline{\text{CE}}$	CE	$\overline{\text{CE}}$	CE	$\overline{\text{CE}}$	$\overline{\text{CE}}$	CE	$\overline{\text{CE}}$	$\overline{\text{CE}}$	
$\overline{32}$	$-8V_{in}$	ADE	ADE	$\overline{\text{CE}}$	$\overline{\text{CE}}$	CE	$\overline{\text{CE}}$	$\overline{\text{CE}}$	$\overline{\text{CE}}$	$\overline{\text{CE}}$	$\overline{\text{CE}}$	
33	$-7V_{in}$	ADE	ADE	ADE	$\overline{\text{CE}}$	CE	$\overline{\text{CE}}$	$\overline{\text{CE}}$	$\overline{\text{CE}}$	$\overline{\text{CE}}$	$\overline{\text{CE}}$	
34	$-6V_{in}$	ADE	ADE	ADE	ADE	CE	CE	CE	CE	CE	CE	$\overline{}$
35	$\overline{-5}V_{in}$	ADE	ADE	ADE	ADE	ADE	CE	CE	CE	CE	CE	
36	$-4V_{in}$	ADE	ADE	ADE	ADE	ADE	ADE	CE	CE	CE	CE	$\overline{}$
37	-3 V_{in}	ADE	ADE	ADE	ADE	ADE	ADE	ADE	CE	CE	CE	$\qquad \qquad \blacksquare$
38	$-2V_{in}$	ADE	ADE	ADE	ADE	ADE	ADE	ADE	ADE	CE	CE	
39	$-V_{in}$	ADE	ADE	ADE	ADE	ADE	ADE	ADE	ADE	ADE	CE	$\frac{1}{2}$

Table **G.13:** Switching patterns without deadtime implementation of the **SCMLI** to synthesize a sine wave. This contains 40 sets of switching combinations and yields a longer charging time of capacitors in each stage. Each letter X means switch X in that stage is on $(X = A, B, C, D, E)$, for example, "ADE" means switch SA, SD and **SE** of that stage are on. Reference to Fig. **5-17** for the switch labels.

G.4.2 Pin Map

Table **G.14** presents the hardware mapping between the microcontroller and the switching signal of switches in each stage. We added hardware latches and "Latch Enable" pins thinking they could be useful in improving the coding efficiency, but they were not used in the experiments shown in this thesis.

Since there are more than **50** pins to switch, we first automate the coding process **by** MATLAB. We represent the information in Table G.14 in a port matrix and a pin matrix, as shown in Table **G.15.** The port matrix PORT and the pin matrix **PIN** are both a **5 by 11** matrix, the row of which is switch signal **A** through **E,** and the column of which is stage **0** to **10.** We index PORTA to PORTG as **0** to **6; 7** in the port matrix indicates this port does not exist. Similarly we index pin using it's original pin number; **16** in the pin matrix indicates this pin does not exist. As an example, we want to switch all **11** stages of the inverter to generate a sine wave, the generated switching sequences are plotted in Fig. **G-11.**

The MATLAB code outputs a text file. We then copy the content of the text file to the microcontroller code main() function within the while(1) loop.

Stage n	SWA_n	SWB_n	$\mathbf{SWC_n}$	$\mathbf{SWD}_{\mathbf{n}}$	\mathbf{SWE}_{n}	Latch Enable
Ω	RD11		RD ₈	RD10	RD9	
	RD12	RD1	R _D ₀	RD3	RD ₂	RF ₆
$\overline{2}$	RD7	RD ₄	RD13	RD ₆	RD ₅	
3	REO	RG ₀	RG1	RA7	RA ₆	RF7
4	RE2	RG14	RE1	RG13	RG12	
5	RE7	RE4	RE3	RE ₆	RE5	RF8
6	RA0	RG7	RG6	RG9	RG8	
	R _B 3	RA13	RA12	RB4	RB5	RF2
8	RB7	RB1	RB2	RB ₆	R _B	
9	RB11	R _{B8}	RA9	RB10	RB9	RF3
10		RA1			-	

Table G.14: Mapping between microcontroller pins and switching signals to each stage. Same colored blocks are controlled **by** the same latch, the enable pin of which is listed in the "Latch Enable" column.

$$
PORT = \begin{bmatrix} 3 & 3 & 3 & 4 & 4 & 4 & 0 & 1 & 1 & 1 & 7 \\ 7 & 3 & 3 & 6 & 6 & 4 & 6 & 0 & 1 & 1 & 0 \\ 3 & 3 & 3 & 6 & 4 & 4 & 6 & 0 & 1 & 0 & 7 \\ 3 & 3 & 3 & 0 & 6 & 4 & 6 & 1 & 1 & 1 & 7 \\ 3 & 3 & 3 & 0 & 6 & 4 & 6 & 1 & 1 & 1 & 7 \end{bmatrix}
$$

$$
BIT = \begin{bmatrix} 11 & 12 & 7 & 0 & 2 & 7 & 0 & 3 & 7 & 11 & 16 \\ 16 & 1 & 4 & 0 & 14 & 4 & 7 & 13 & 1 & 8 & 1 \\ 8 & 0 & 13 & 1 & 1 & 3 & 6 & 12 & 2 & 9 & 16 \\ 10 & 3 & 6 & 7 & 13 & 6 & 9 & 4 & 6 & 10 & 16 \\ 9 & 2 & 5 & 6 & 12 & 5 & 8 & 5 & 0 & 9 & 16 \end{bmatrix}
$$

$$
ENABLE_{PORT} = \begin{bmatrix} 5 & 5 & 5 & 5 & 5 \end{bmatrix} \qquad ENABLE_{BIT} = \begin{bmatrix} 6 & 7 & 8 & 2 & 3 \end{bmatrix}
$$

Table **G.15:** PORT and **PIN** matrix generated from Table G.14.

G.4.3 Achievable frequency

In the microcontroller code, we use the simplest for-loop in the main function to implement the switching pattern. An example assembly code is shown in List. **G.1.** Our microcontroller speed is 40 MIPS and consider each assembly command takes on average 2 instruction cycles. **All** switching commands **(80** sets including deadtime) take $7 \times 200 + 9 \times 80 \sim 2120$ commands, which takes $2120 \times 2 = 4240$ instruction cycles. Therefore it should take about $4240/40000000 \sim 1.0*10^{-4} sec$, meaning 10 kHz is the highest achievable output frequency under these constraints.

	mount our recog or a concentration in assembly ranged	
$1 \mid 158$:	for $(i = 0; i < 200; i++)$ {	
2 CLR W ₀		
$3 \text{MOV } #0 \text{xC7}$, W3		
4 INC W0, W0		
5 SUB W0, W3, [W15]		
6 BRA LE, $0x1C60$		
$7\vert$ MOV W5, W0		
8 BRA $0x1C60$		
9 ¹		
10 160:	if $(i = StoredTime[count])$	
11 MOV $\#0xB22$, W4		
$_{12}$ ADD W1, W1, W2		
13 MOV [W4+W2], W2		
14 SUB W2, W0, [W15]		
15 BRA NZ, 0x1C86		
16 161:		
$17 \mid 162$:	$LATA = StoredLATA [count];$	
18 MOV $\#0x802$, W11		
19 ADD W1, W1, W2		
20 MOV [W11+W2], W12		
21 MOV W12, LATA		

Listing **G.1:** Pieces of **C** code compiled in assembly language

At the time of writing, Suzanne O'Meara is working on upgrading the codes to

further increase the frequency of the waveforms. Options include **1)** more efficient coding. 2) identify complementary pairs of switches and use MCU's PWM function to drive them rather than **10. 3)** a faster **MCU.**

G.4.4 Issue with the SCMLI

Voltage build-up issue

During the testing, we found there are voltage build-up issues on switch **A** in Stage 1 to **9** (see Fig. **G-12** and Fig. G-13a). This severely increases the drain-to-source voltage of switch **A** and can cause voltage overshoot.

We identified the reason as: the stray capacitance to ground (including PCB traces, capacitance inside the gate driver and isolator) at the source node of switch **A** injects charges to switch **A** at certain switching transitions, resulting in the voltage build up. Figure. G-14 shows a step **by** step explanation of what causes the bump on *SA 1.* Following similar analysis, one can deduce how the voltage bumps across $SA₂₋₉$ are formed. We developed equations of the amplitude of one "bump" as:

$$
\Delta V_{DS} = \frac{C_{P_1}}{C_{Diode} + C_{P_1} + C_{oss}} V_2
$$

Where C_{oss} is the body capacitance of SA_1 , C_{Diode} is the body capacitance of the diode, and C_{p_1} is the parasitic capacitance from the source of FET A to ground. V_1 is the voltage across the flying capacitor in stage 0. Corresponding to Fig. G-13a, $V_2 =$ 200 V, $C_{oss} = 8$ pF, $C_{Diode} = 12$ pF, $C_{P_1} = 5$ pF, therefore each bump is \sim 40 V.

One measure to reduce the size of the bump is to increase C_{Diode} and/or C_{oss} . In Fig. **G-13b,** we added a **100 pF** across all switch **A,** each bump reduces from 46.4V to 11.6 V and the maximum V_{DS} across SA_9 reduces from 642 V to 298 V.

Thermal issue with the SCMLI

In addition to the voltage build-up issue, we also see severe heating on some of the MOSFETs, especially in the first few stages. Please see Suzanne O'Meara's master thesis for more explanations and solutions.

Figure G-12: The voltage build-up issue of FET A in all stages: the gate-to-source voltage V_{GS} , drain-to-source voltage V_{DS} of all 50 switches are measured with differential probes and theirs oscilloscope waveforms are plotted together here. The output waveform V_o is measured and used to synchronize all plots. V_{DS} of every switch A has a stair-case-like "voltage bump" at the transition when V_o changes from $-10V_{in}$ to 0. The higher number of stages, the more bumps there are (i.e., $SA₉$ has 9 bumps whereas $SA₂$ has 2 bumps.)

(a) Before adding external capacitors. Each volt- (b) After adding external capacitors. Each voltage bump is \sim 46.4V and the maximum V_{DS} age bump is \sim 11.6V and the maximum V_{DS} across SA_9 reaches 642 V. across SA_9 is reduced to 298 V.

Figure G-13: Oscilloscope screenshots of V_{DS} of $SA₉$ before (a) and after (b) adding a 100 pF capacitor across all switch A. In both subplots, the converter takes an input of 200 V and converts to an \sim 2 kV 10 kHz ac. CH1: the output waveform of the SCMLI; CH2: V_{DS} of $SA₉$.

(a) Parasitic capacitance at the source of each switch A to ground in a 4-stage SCMLI.

(b) The transition when V_o changes from $-10V_{in}$ to $-9V_{in}$. The green highlighted path indicates the conducting switches.

(c) Simplify Stage 0 and Stage 1 of the SCMLI. Before and after the transition, the parasitic capacitance C_{p_1} is stacked first in parallel with SA_1 , then in parallel with the diode D_1 . C_{oss} is the body capacitance of SA_1 , C_{Diode} is the body capacitance of the diode, C_{p_1} is the parasitic capacitance from the source of FET A to ground, V_2 is the voltage across the flying capacitor in Stage 0 (since this capacitor is big $(0.9 \,\mu\text{F})$, we assume it acts as a voltage source).

Figure G-14: Explanation of the voltage build up issue in a 4-stage SCMLI

Appendix H

Collaborative work on EAD

H.1 Integration of the 1st-gen HVPC and EAD

Before every flight test, the following integration tests were conducted in order to ensure the safety and the functionality of all sub-systems:

- **"** Benchtop, the HVPC powers a **50** mm-span small **EAD** thruster at **30** kV.
- * Benchtop, the battery pack and the HVPC power a 300W resistor bank at 40kV.
- Benchtop, the battery pack (or a dc-dc power supply KLP-300-4) and the HVPC power the full-scale **EAD** thruster from **0** to 40 **kV** to verify the static thrust generation (see "static thrust tests" in Chapter **6).**
- **"** Benchtop, test for the insulation clearance in the fuselage. The battery and the HVPC are mounted in the fuselage and power the vertically suspended full-scale thruster at 40 kV.
- **"** The battery pack and the HVPC are assembled in the fuselage and the whole aircraft is suspended vertically in the insulating frame. The HVPC powers on at 40 **kV** for at least **30** s to simulate the actual flight test.

Mounting structures for the battery pack and the HVPC can quickly add up the

weight. Extra cares were taken to mount the voltage multiplier (VM) in the HVPC because it is at high voltage potentials and has high localized electric fields.

(a) Back view of the 1st version fixture. **A** struc- **(b)** Top view of the final version fixture. **A** ture made from **3D** printed **ABS** material fixes Kevlar plate was used to fix all heat pipes of both the transformer and the VM on the same the VM and screwed down to the fuselage. The base plate. The base plate is then mounted on kevlar is in contact with the VM at high voltfuselage with a piece of foam sandwiched in be- age potentials, but since the Kevlar has higher tween to provide some suspension. The fixture is dielectric-strength than **ABS,** no arcing or deonly in contact with the VM at two lower voltage crease in the converter efficiency or degradation potentials. \Box of the fixture was observed.

Figure H-1: Mounting the battery pack and the high voltage power converter (HVPC) in the nose cone (with help from **LAE** colleagues).

The final assembled prototype is shown in Fig. **H-1b. A** Kevlar plate with holes to fix all heat pipes of the VM in place was used and screw-mounted to the bottom of the fuselage. The battery packs were taped to the celling of the nose cone. To save sapce, the inverter board of the HVPC were screw mounted on a vertical plate orthogonal to the bottom of the fuselage. The transformer was mounted with four small pieces of **ABS** plastics fixing its four corners.

When all subsystems were assembled, one can see from the outside of the fuselage the RC receiver, the HVPC **LED** indicator, and a port to connect to a **3.7V** battery cell that powers the logic of the HVPC, as shown in Fig.H-2.

Several suggested improvements on the HVPC are concluded from the tests:

• Address thermal concerns of the HVPC. We observed intensive heating of the MOSFETs in the inverter and were not able to keep running the HVPC after

Figure H-2: The assembled **EAD** aircraft sitting on the launcher. The HVPC **LED** indicator turns green when high voltage (HV) off, blue when charging the input caps and red when HV on. The emergency switch mounted at the bottom of the fuselage is in-line with the logic power to the HVPC. Landing triggers it and cuts off the logic power.

60 s. For future generation **EAD** aircrafts, the team will very likely target at extended flight time and longer distance. Thus the thermal issues of the HVPC should be resolved through **1)** identifying the conduction and the switching loss of the GaN **MOSFET,** 2) using new GaN MOSFETs that can yield to a lower total loss, and/or **3)** implementing better thermal management solutions.

- **"** Increase the robustness and reduce the build complexity of the voltage multiplier. The voltage multiplier and its heat pipes were easily damaged in the tests, due to arcing, collisions, etc. Significant time was spent on repairing and rebuilding it. We propose to improve the robustness of the voltage multiplier in the 2nd-gen HVPC **by 1)** using lower-loss diodes and removing heat pipes. and/or 2) designing the voltage multiplier on a PCB. See Chapter. 4 for details.
- **"** Develop a smarter data collection system. In the flight tests, two sets of microcontroller codes are flashed to the HVPC alternatively: one to run the HVPC during flight, another to read data off the on-board FRAM after each run. **A**

more automated data-collection system is desirable. Undergraduate students Luka Govedic and Pedro Acosta have started developing a RF-based data collection/communication system (see Section **H.3)** but more future efforts are needed.

H.2 Second generation EAD thruster

H.2.1 Thrust Measurement Setup

The thrust produced **by** thrusters were measured **by** hanging the system vertically from a Sartorius Entris 4202 balance with **10** mg resolution. **A** reduction in the measured 'weight' is equivalent to the thrust produced **by** the **EAD** device. The emitters and collectors were built on a glass fiber reinforced polymer (GFRP) rectangular frame which was **500** mm wide **by 600** mm. The electrode span was **500** mm. Figure **H-3** shows a photo of the DBD setup when the high voltage **AC** is applied.

Figure **H-3:** Electrode configuration and dielectric barrier discharge ion source $(V_{AC} = 3kV, f = 10kHz)$. The electrodes are fixed on a glass fiber frame and hung from a balance.

In our analysis, we do not include the effect of aerodynamic drag on the electrodes, and assume that this is small relative to the **EAD** thrust force.

H.2.2 Electrical System and Measurement Setup

The **AC** high voltage was generated **by** two different supplies. For frequencies of 20-150kHz, a Redline Technologies Plasma Generator **G2000** was used. The **G2000** operates **by** resonating its internal inductance with the load capacitance and does not provide an internal matching network. Therefore, a set of fixed-value and tunable high voltage capacitors are connected in shunt with the DBD load to adjust the resonant frequency and the peak voltage (see Fig. H-4 and a list of capacitors in Table. H.1). The capacitance was adjusted on the **fly** during each test until the frequency and the voltage reach the desired value. For frequencies less than 20 kHz, a Trek 664 amplifier driven **by** a Agilent **33250A** waveform generator was used. In both cases, the waveform was sinusoidal.

Figure H-4: Fixed and tunable high voltage capacitor setup

The DBD voltage was measured using a Tektronix **6015A** high voltage probe. To measure the current of the DBD, a **NPO** 2.2 nF capacitor was connected in series with the DBD electrode. The voltage across this capacitor was measured using a Tektronics P2200 1Ox passive probe. The charge in the capacitor, which is calculated **by** multiplying the voltage and the capacitance, is the integral of the DBD current and was used to calculate the power draw, similar to Kriegseis et al. **[128]. A** Tektronix DP02024B oscilloscope was used to read the measurements from both probes. Fig-

Supplier	Manufacturer	P/N	Capacitance	Rated voltage
Max-Gain	Jennings	U-300-20S	$10 - 300$ pF	$20\,\mathrm{kV}$
		UCS-300-15S	$10 - 300 pF$	$15\,\mathrm{kV}$
System		Capacitor holders: MGSFM-2, MGSFM-2D, MGSFM-0B		
Inc.	Dolinko & Wilkens	VVC-100-42-20	$10 - 100 pF$	$20\,\mathrm{kV}$
Digikey	TDK	$UHV-2A$	2500 _p F	$20\,\mathrm{kV}$
		UHV-224A	$1000\,\mathrm{pF}$	$20\,\mathrm{kV}$
	Murata	DHS4E4C192MLXB	1900 pF	$15\,\mathrm{kV}$

Table H.1: Fixed and tunable high voltage capacitors used in the decouple thruster tests.

ure **H-5** shows the oscilloscope waveform and the Lissajous loop of the DBD voltage and the DBD charge. We also tried to measure the current with a precision resistor, which did not yield to consistent and accurate readings because the plasma current was too noisy.

Figure H-5: Oscilloscope waveform of DBD voltage and the voltage across a 2.2 nF measurement capacitor and the according Lissajous loop $(V_{AC} = 3 \text{ kV}, f = 10 \text{ kHz})$

A Matsusada AU120-N was used to apply the DC voltage V_a across the emitter and the collector. Note that in both of the devices tested, the collector was biased at a negative potential while the emitter was held at ground potential. In a flying airplane, the emitter would be biased positive relative to ground, and the collector negative to ground in a "floating" configuration. Operating in the floating configuration reduces non-ideal effects such as leakage current to the surroundings **[6],** but we were constrained to the "negative" configuration due to the use of a bench-top

AC supply with a common ground with the **DC** supply. The floating configuration is preliminarily explored in Section **H.2.3** and will be studied in details in the future using battery-powered **AC** supplies.

H.2.3 Isolation transformer for testing the decoupled thruster at a floating potential

Work **by** colleagues in **[6]** shows that the thrust generated when the emitter is biased at the ground potential can be **25%** less than that generated when the collector is grounded (even when the potential between the emitter and the collector is held the same)¹. Changing the potential of the device to its surroundings changes the electric field distribution around the thruster, and therefore its current and thrust characteristics.

We expect the same effect for the decoupled thruster. Therefore, the potential of the thruster to surroundings should be controlled at a floating potential (usually half of the dc applied voltage) to simulate the actual flying condition.

A high voltage transformer that can provide up dc isolation between the primary and the secondary is built and provides dc isolation between the bench-top ac power supplies and the DBD electrodes. The transformer and the wiring diagram is shown in Fig. **H-6.** The specifications of the transformer is listed in Table. H.2.

The transformer was able to provide up to **60kV** isolation. After **60kV,** the sharp point at the inter-section pin and **jack** connector starts to have streamers and potential arcing. Preliminary thrust tests show that biasing the decoupled thruster at a positive potential yields to a higher thrust, consistent with **[6].**

H.2.4 pA current measurement

Work **by** colleagues in **[6]** also quantifies the leakage current (the difference between the current going to the emitter and the collector) and analyzes its effect on the thruster characteristics. Currents going to both electrodes need to be measured. However, the bench-top high voltage power supply only has its internal current measurement

^{&#}x27;This result is tested with the surrounding at least **2.5** m away from the **EAD** device.

(a) Isolation transformer

(b) Wiring diagram of the isolation transformer

Figure H-6: Using an isolation transformer to test the decoupled thruster at a floating potential to ground. The "impedance matching capacitors" are the fixed and tunable capacitor set in Fig. H-4.

on the "high" line but not the ground return.

In addition, many corona **EAD** devices and decoupled **EAD** devices tested in lab have a span of **10-750** mm, much shorter compared to the full-scale thruster on the aircraft. They operate between **10** to **80 kV** and draw between **1** to **100 pA** of current.

To measure the pA-level ground current, an independent current measurement circuit was made following the design in [154]. The collector is connected to ground through a 6.8Ω precision resistor, the voltage across which is multiplied with an operational amplifier and read with a digital multimeter Agilent 34410A. See the specifications in [154].

H.3 Data collection and RF communication *sys***tem**

A smarter and real-time data streaming and control system is desired for the secondgeneration **EAD** aircraft including the following functionalities:

- **"** Real-time adjust the voltage thus the thrust through controlling the ist-gen HVPC
- **"** Automated data collection system without manually copying after every flight
- **o,** Combine the electrical data collection and the acceleration data collection.

We plan the system to include three parts: an onboard embedded system for data collection, an onboard communication module, and a base station with a pairing communication module and real-time data plotting function. Undergraduate students Luka Govedic and Pedro Acosta have started the work.

A radio-based communication system was selected compared with the cellular for its 1) shorter latency (\sim 5ms vs \sim 100ms), 2) lower power consumption (tens to a hundred of mA vs hundreds of mA), 3) less tendency to lose the signal (but might need line of sight)² and 4) reasonable bandwidth (hundreds of kbps vs 10 Mbps). A test-version data collection embedded system with microcontrollers and sensors were built. See Table **H.3** for the parts and the testing progress. Future work include **1)** finishing testing all the sensors 2) integrating the RF module with the embedded system and setting up a communication protocol. **3)** coding a user-interface for the base-station to receive and send data.

²RFM69 has a expected range of \sim 500 m. Suggest testing in the future.

Table **H.3:** Specifications and testing progress of the data collection/RF communication.

t Both receiving and transmitting functions are tested between two RFM69 modules on the bread board with two Teensy **3.6** as their command computers. The same setup was tested with the DBD powered on **1** m away and no obvious interference was observed.

 \bar{z}

Appendix I

PCB schematics and layouts

All PCBs are designed in Altium Designer. The Altium files and libraries can be found in the following Dropbox link: https: //www. dropbox. com/sh/qsi96p8vou5uma8/ AACujlDNVSEbD-ivWO4FJHtIa?dl=O

Please email yiouhe@gmail.com if you have any questions.

This section lists the screen shots of **PCB** schematics and layouts:

- 1st-gen high voltage dc-dc converter
- **"** boards for diode evaluations
- resonant transition boost converter
- **"** switched-capacitor multilevel inverter
- **"** boards for the isolation transformer built for **EAD** experiments in Section **H.2.3**

266

 \mathcal{L}

$$
(\mathrm{a})
$$

Figure 1-2: PCB layout of 1st-gen HVDC (a) Top layer, **(b)** 2nd layer

(c)

Figure I-2: PCB layout of 1st-gen HVDC (a) Top layer, (b) 2nd layer

Figure I-3: PCB layouts for diode evaluation and series diode balancing tests. a) The PCB layout of the left and middle board in Fig. **E-1. b)** and c). Top and bottom of the PCB layout of the board used in the diode evaluation (the right board in Fig. **E-1)** and for experiments in Section 3.4.

Figure I-4: RTC boost schematic

 570

(b) Bottom layer

Figure I-5: RTC boost PCB layout

(c) Second layer (ground, negative)

(d) Third layer (power, negative)

Figure 1-5: RTC boost PCB layout

(c) Snip_SCMLI.SchDoc, schematics of the 10-stage SCMLI. Module 1 and 10 are in this schematics, module 2 to 9 are detailed in $\mbox{Generic_Module.SchDoc}$

(d) Generic_Module.SchDoc, schematics of module 2 to 9 (same, repeat 8 times)

(e) Snip_MCU.SchDoc, schematics of the microcontroller and control circuits Figure 1-5: Switched capacitor multi-level inverter schematic

(b) Bottom layer

(c) Second layer (ground, negative)

(d) Third layer (power, negative)

Figure I-5: Switched capacitor multi-level inverter PCB layout

Figure I-6: Bobbin plate for the isolation transformer

Appendix J

Codes

All codes used in this thesis are downloadable through the Dropbox link: https: //www.dropbox.com/sh/hpqegg5O6cpws4/AAAVeMySyfIdYIAyBLjggJnXa?dl=O

This section lists selected MATLAB and microcontroller codes due to limited pages.

- **"** 1st-gen high voltage dc-dc converter:
	- **-** ist-gen high voltage dc-dc converter MATLAB design code
	- **-** ist-gen high voltage dc-dc converter microcontroller code
- High voltage dc-ac converter:
	- **-** Non-resonant topologies MATLAB design code

Design codes for high voltage transformers in 1st-gen HVDC, 2nd-gen HVDC, and **HVAC** based on resonant topologies are very similar but have some different assumptions/variations. Same for the inductor design codes for each of these three converters. The codes may be hard to understand and inefficient **-** please email yiouhe@gmail.com if you have any questions.

J.1 1st gen HVDC

J.1.1 Voltage multiplier

Listing **J.1**: Main code to simulate the weight of voltage multipliers

```
%This script is to compare different VM topology and their weight clc, clf, clear all
    close all
 3
    % figure color
 \rm 5colorcodes = [0, 0.4470, 0.7410;...
 \sqrt{6}0.8500, 0.3250, 0.0980;...
 \overline{7}0.9290, 0.6940, 0.1250;...
 9
          0,0 ,0];
10<sup>1</sup>%Save capacitance data
12 filename = 'Weight of different VM structure.xlsx';
%Create Structure
fieldO = 'NumberOfStage';
field1 = 'TotalWeight';
field2 = 'FlyingCapacitorValue';
field3 = 'FlyingCapacitorVoltageRating';
field4 = 'NumberOfFlyingCapacitorInSeries';
field5 = 'NumberOfFlyingCapacitorInParallel';
field6 = 'OutputCapacitorValue ';
field7 = 'OutputCapacitorVoltageRating';
field8 = 'NumberOfOutputCapacitorInSeries';
field9 = 'NumberOfOutputCapacitorInParallel';
field10 = 'TotalCapacitance';
field1l = 'FlyingCapEnergy';
   field12 = 'OutputCapEnergy';
26field13 = 'OutputImpedance';
    HWCWinfo = struct (fieldO ,{}, field1 ,{} , field2 ,{}, field3 ,{} field5 ,{} , field6 ,{} , field7 ,{} , field8 ,{} , field9 ,{} , fieldl0
,field4 ,{} ,...
                                                                                        \left\{ ,\right\} , \left\{ \right\} ,field13 ,{}) ;
    FWCWinfo = struct(field0 ,{},fieldl ,{}, field2 ,{}, field3 ,{} field5 ,{}, field6 ,{}, field7 ,{}, field8 ,{} , fieldg ,{}, field10
,field4 ,{}
30
                                                                                       ,{}, field1l ,{}
field12 ,{}
31
          field13 ,{}) ;
    HWDSinfo = struct (fieldO ,{}, field1 ,{} , field2 ,{} , field3 ,{} field5 ,{} , field6 ,{} , field7 ,{} , field8 ,{} , field9 ,{} , field10
,field4 ,{}
                                                                                       \{ \} , field 11 , \{ \} , field 12 , \{ \}33
field13 , \{\} ;<br><sup>34</sup> kWDSinfo = struct (field0 , \{\}, field1 , \{\}, field2 , \{\}, field3 , \{\}, field4 , \{\},
    \text{FWDSinfo} = \text{struct}\left(\text{field0}, \{\}, \text{field1}, \{\}, \text{field2}, \{\}, \text{field3}, \{\}, \text{field4}, \{\}, \text{field4}, \{\}, \text{field5}, \{\}, \text{field6}, \{\}, \text{field7}, \{\}, \text{field8}, \{\}, \text{field9}, \{\}, \text{field11}, \{\}, \text{field11}, \{\}, \text{field12}, \{\}35
          field13,\{\}\global HWCWinfo FWCWinfo HWDSinfo FWDSinfo
36
37
%Design a voltage multiplier take input of whatever it can take to 20 kV.
Po = 375;
Vo = 20000; %half of output voltage
\begin{bmatrix} 41 \end{bmatrix} f = 500000;
alpha = 0.025;
deltaVo = 50; %half of voltage ripple
44 \, Stage = 20;
45
46
    for n = 1:Stage %Number of stages
         HWCWinfo(n) .NumberOfStage = n; FWCWinfo(n) .NumberOfStage = n;
47
48
49
         HWDSinfo(n). NumberOfStage = n;
         FWDSinfo(n). NumberOfStage = n;
50
51
         HWCWVMfactor(n) = 2*n*2;FWCWVM factor(n) = n*2;52
53
         HWDSVM factor(n) = 2*n*2;54
         FWDSVM factor(n) = n*2;
```

```
55%decide the capacitance based on the ripple value and voltage drop value:
 \begin{array}{ll} 56 & y = \text{CapValuesWeight\_updatedSSL} (Po, f, Vo, n, alpha, deltaVo); \\ 57 & \text{CapHWCWWeight}(n) = y(1); \end{array}CapHWCWWeight(n) = y(1);
 58 CapHWDSWeight (n) = y(2);<br>CapFWCWWeight (n) = y(3);
 59CapFWCWWeight (n) = y(3)\text{CapFWDSWeight}(n) = y(4)60<br>
61 c c \begin{bmatrix} 60 \\ 1 \end{bmatrix} (~ isempty (HWCWinfo(n) TotalCapacitance))
 62HWCWCapacitance(n) = HWCWinfo(n). TotalCapacitance;
 \begin{bmatrix} 63 \\ 64 \end{bmatrix} HWCWEnergy(n) = HWCWinfo(n). FlyingCapEnergy + HWCWinfo(n). OutputCapEnergy;<br>\begin{bmatrix} 64 \\ 4 \end{bmatrix}HWCWImpedance(n) = HWCWinfo(n). OutputImpedance;
 65else
 66HWCWCapacitance(n) = NaN;
 67 HWCWEnergy(n) = NaN;
 68 HWCWImpedance(n) = NaN;
 69end
 70 if (\text{``isempty (FWCWinfo(n) . Total Capacitance)})<br>FWCWCapacitance(n) = FWCWinfo(n) . TotalC
              71FWCWCapacitance(n) = FWCWinfo(n) . TotalCapacitance;
 FWCWEnergy(n) = \text{FWCWinfo}(n). \text{FlyingCapEnergy} + \text{FWCWinfo}(n). Output CapEnergy;<br>
\text{FWCWImpedance}(n) = \text{FWCWinfo}(n). Output Impedance;
              FWCWImpedance(n) = FWCWinfo(n). Output Impedance;
 74 else
 75FWCWCapacitance(n) = NaN;
 76FWCWEnergy(n) = NaN;
 77 FWCWImpedance(n) = NaN;<br>
78 end
         78end
 79i f (~ isempty (HWDSinfo(n) . TotalCapacitance))
 so HWDSCapacitance(n) = HWDSinfo(n). TotalCapacitance;<br>HWDSEnergy(n) = HWDSinfo(n). FlyingCapEnergy + HWL
              81HWDSEnergy(n) = HWDSinfo(n) . FlyingCapEnergy + HWDSinfo(n). Output CapEnergy;
 82HWDSImpedance(n) = HWDSinfo(n) . OutputImpedance;
 83else
 84 HWDSCapacitance(n) = NaN;
 85 HWDSEnergy(n) = \text{NaN};86 HWDSImpedance(n) = NaN;87end
 88i f (~ isempty (FWDSinfo(n) . TotalCapacitance))
 89FWDSCapacitance(n) = FWDSinfo(n) . TotalCapacitance;
 90 \blacksquare FWDSEnergy (n) = FWDSinfo (n) . FlyingCapEnergy + FWDSinfo (n) OutputCapEnergy;
 91<br>PHPESIMPEDANCE (n) = FWDSinfo (n) <b>. OutputImpedance;<br>PHPESIMPEDANCE
 92else
              FWDSCapacitance(n) = NaN;
 94 FWDSEnergy(n) = NaN;
 95FWDSImpedance(n) = NaN;
 96end
 97end
 98 wo
99% Plot
100% Set figure and axis positions
101 figure (2);
102 set (gef , 'Units', 'Normalized', 'OuterPosition', [0.2, 0.04, 0.5, 0.85])
103ax1 = axes( 'Position ' ,[0.27 0.22 0.7 0.75]);
104 ax1. ActivePositionProperty = 'outerposition';
105figure (3);
106 set (gcf, 'Units', 'Normalized', 'OuterPosition', [0.2, 0.04, 0.5, 0.85]);<br>107 ax1 = axes ('Position' [0.27, 0.22, 0.7, 0.75]) ·
107ax1 = axes( 'Position ' ,[0.27 0.22 0.7 0.75]);
108 ax1. ActivePositionProperty = 'outerposition ';
109 W7
110 %
iii % figure (2) plots voltage conversion ratio vs total capacitor weight of
112% the full VM at 2*Po and 2*Vo
113FXaxis = [HWCWVMfactor; HWDSVMfactor ; FWCWVMfactor; FWDSVMfactor];
114 FYaxis = [CapHWCWWeight; CapHWDSWeight ; CapFWCWWeight; CapFWDSWeight] *2;
115 FXaxis(i \sin f (FXaxis)) = NaN;
116 FYaxis(isin f (FY axis)) = NaN;
117 xaxislabel = 'Voltage conversion ratio ({V_{-}{{\lbrace \text{OUT} \rbrace \rbrace}/\lbrace \text{V}_{-}{{\lbrace \text{IN} \rbrace \rbrace \rbrace}}})';
118 yaxislabel = { 'Total weight of capacitors (g)'};
\begin{bmatrix} 119 \\ x2 \text{axislabel} = \end{bmatrix} \begin{bmatrix} 119 \\ x2 \text{axislabel} = \end{bmatrix}120 Flegend = { 'Half-wave Cockroft -Walton' , 'Half-wave Dickson', 'Full-wave Cockroft-Walton
         ' , 'Full-wave Dickson'};
121 legendx = 3;
```

```
122 roundXunit = 5; %label X axis every 5 unit 123 roundYunit = 1; %label Y axis every 10^{\degree}(1) unit in log scale 124 figure (2) ;
 125<sup>2</sup> Xplotrange = [\min(\min(FXaxis)), \min(\max(FXaxis, [] , 2))];<br>
126<sup>for</sup> i = 1:1: size (FXaxis,1)<br>
127<sup>for i = 1:1: size (FXaxis,1)<br>
127<sup>for</sup> ine (FXaxis(i,:), FYaxis(i,:), 'Color', colorcodes(i,:), 'linewidth', 3); hold on;</sup>
 <sup>127</sup><br>
<sup>128</sup> scatter (FXaxis(i,:), FYaxis(i,:), 'Color', colorcodes(i,:), 'linewidth', 3); hold on;<br>
scatter (FXaxis(i,:), FYaxis(i,:), 200, colorcodes(i,:), 'filled', 'MarkerFaceAlpha', 1,<br>
'MarkerEdgeAlpha', 1); hold on;
 130 hold off ; grid;
 131set (gca , 'FontSize ' ,22) ; set (gca , 'color ' , 'none'); 132 % Set X axis
 133 xlabel (xaxislabel);
 134 xlim(Xplotrange);
 135 xtick = round(linspace (Xplotrange (1), Xplotrange (2), 5) /roundXunit, 0)*roundXunit; % round to the next 5
 136 xtick (find (xtick < Xplotrange(1))) = Xplotrange(1); %cap X axis minimal 137 xtick (find (xtick > Xplotrange(2))) = Xplotrange(2); %cap X axis max 138 xticklab = strsplit (num2str(xtick));
139set (gca, 'XTick' , xtick , 'XTickLabel' ,xticklab) 140% Set Y axis
141 set (gca, 'yscale', 'log');
142 ylabel (yaxislabel);
143 YPlotIndex = intersect (find (FXaxis >= Xplotrange (1)), find (FXaxis <= Xplotrange (2)));<br>
144 Yplotrange = [floor (min (min (FYaxis (YPlotIndex)))/roundYunit)*roundYunit, (floor (max (max (FYaxis (YPlotIndex)))/roun
147 ylim (10.^ Yplotrange)
148 ytick = logspace(Yplotrange(1) ,Yplotrange(2) ,4); 149 yticklab = strsplit (num2str(ytick));
150 set (gca, 'YTick', ytick, 'YTickLabel', yticklab);
152 % customize legend in log span 153 legendyspan = Yplotrange(2) - Yplotrange(1); 154 legendystart = legendyspan*0.97 + Yplotrange(1); 155 for i = 1:1: size (Flegend ,2)
156text (legendx ,10^(legendystart - 0.05*legendyspan*i) ,Flegend{i}, 'Color' , colorcodes (i,:), 'HorizontalAlignment', 'left', 'VerticalAlignment', 'bottom', 'fontsize '
                      , 22);
157 end
158 % double x axis
159 b=axes ('Position', [0.29 \ 0.11 \ .68 \ 1e-12]);
160 set (b, 'Color', 'none');<br>
161 set (b, 'fontsize', 22);
162xlabel (b, x2axislabel)
<sup>163</sup> set (b, 'xlim ', [min(min(FXaxis)), min(max(FXaxis, [], 2))]); %same with before<br>
xticklab = strsplit(num2str(2*Vo./xtick/1000));<br>
<sup>165</sup> set(b, 'XTick', xtick, 'XTickLabel', xticklab);<br>
<sup>166</sup> %
167 % figure (3) plots voltage conversion ratio vs total capacitor energy of 168 % the full VM at 2*Po and 2*Vo 169FXaxis = [HWCWVMfactor; HWDSVMfactor ; FWCWVMfactor; FWDSVMfactor]; 170 FYaxis = [HWCWEnergy; HWDSEnergy;FWCWEnergy; FWDSEnergy]/l e12*2; 171FXaxis( isinf (FXaxis)) = NaN;
172 FYaxis (isinf (FYaxis)) = NaN;<br>
173 xaxislabel = 'Voltage conversion ratio ({V<sub>-</sub>{OUT}}/{V<sub>-</sub>{IN}})';
173 yaxislabel = \{'Total energy in capacitors (J) '}; 175 x2axislabel = 'Input voltage (kV)';
176 Flegend = { 'Half-wave Cockroft-Walton', 'Half-wave Dickson', 'Full-wave Cockroft-Walton ', 'Full-wave Dickson' };
178 roundXunit = 5; %label X axis every 5 unit 179 roundYunit = 1; %label Y axis every 10^{\degree}(1) unit in log scale 180 figure (3);
181 Xplotrange = [min(min(FXaxis)) ,min(max(FXaxis [] ,2))] 182for i = 1:1: size (FXaxis,1)
183line(FXaxis(i ,:) ,FYaxis(i,:) ,'Color',colorcodes(i ,:) 'linewidth ' ,3) ;hold on;
```

```
184 scatter (FXaxis(i ,:) ,FYaxis(i ,:) ,200, colorcodes (i ,:) ,'filled ' , 'MarkerFaceAlpha' ,1
              'MarkerEdgeAlpha' ,1) ; hold on;
185 end
186hold off; grid;
187set (gca, 'FontSize ,22) set (gca , 'color ','none');
188 % Set X axis
189 xlabel (xaxislabel);
190 xlim (Xplotrange) ;
191 xtick = round (linspace (Xplotrange (1), Xplotrange (2), 5)/roundXunit, 0)*roundXunit; %
        round to the next 5
192xtick ( find (xtick < Xplotrange (1))) = Xplotrange (1) ; %cap X axis minimal
193<sup>|</sup> xtick(find(xtick > Xplotrange(2))) = Xplotrange(2); %cap X axis max
194 xticklab = strsplit (num2str(xtick ));
   set(gca, 'XTick', xtick, 'XTickLabel', xticklab);
196 % Set Y axis
197set (gca , 'yscale ','log');
198 ylabel (yaxislabel);<br>
YPlotIndex = inters
   YPlotIndex = intersect (find (FXaxis >= Xplotrange(1)), find (FXaxis <= Xplotrange(2))))200 Yplotrange = [floor (min (min(FYaxis (YPlotIndex) ) ) /roundYunit )*roundYunit , ( floor (max(
        nax(FYaxis (YPlotIndex)))/roundYunit) + 1)*roundYunit];
201 Yplotrange = [-2,2]; %uncomment for a fix range, in this case, log 10^{\degree}(-2) to 10^{\degree}(2)202% for log scale only
203 ylim(10. Yplotrange);
204 ytick = logspace(Yplotrange(1), Yplotrange(2), 5);
205 yticklab = strsplit (num2str (ytick));
206 set (gca, 'YTick', ytick, 'YTickLabel', yticklab);
207 % customize legend in log span
208legendyspan = Yplotrange(2) - Yplotrange(1);
209 legendystart = legendyspan *0.97 + Yplotrange(1);<br>210 for i = 1:1:size (Flegend, 2)
^{210}_{211} for i = 1:1: size(Flegend, 2)<br>^{211}_{211} text(legendx.10<sup>o</sup>(legend
        211 text(legendx ,10^(legendystart - 0.05*legendyspan*i) ,Flegend{i}, 'Color ' ,colorcodes
             (i,:),'HorizontalAlignment','left','VerticalAlignment','bottom','fontsize
             ,22);
212 end
213 % double x axis
214 b=axes( 'Position ' ,[0.27 0.11 .7 le-12])
215set (b, 'Color ' , 'none ');
216set (b, ' fontsize ' ,22) ;
217xlabel (b, x2axislabel)
218set (b, 'xlim ' ,[niin(nin(FXaxis) ) ,min(max(FXaxis [] ,2) )]) ; %same with before
219 xticklab = str(\text{num2str}(2*Vo. / \text{xtick}/1000));220 set (b, 'XTick' ,xtick , 'XTickLabel', xticklab)
```
Listing **J.2:** Code to simulate the weight of each voltage multiplier topology (called

in List **J.1)**


```
% FET stress is always Vo/n, therefore use 2*Vo/n rated FET
19'
20
21
22 WACalculate output capacitors for different configuration
23 OutputCapHW = (n^2*Po)/(2*f*Vo*deltaVo)*10^12;24 OutputCapHW.Vlimt = Vo/n;
25 OutputCapHW<sub>-result</sub> = CapacitorWeight (OutputCapHW, OutputCapHW<sub>-V</sub>limt);
26 if (\text{``isempty} (Output CapHW\_result))27 OutputCapHWWeight = OutputCapHW_result (1);<br>
28 HWCWinfo(n). OutputCapacitorValue = OutputC
          28HWCWinfo(n) . Output CapacitorValue = OutputCapHW-result (2);
29 HWCWinfo(n). Output Capacitor Voltage Rating = Output CapHW_result (3);<br>
29 HWCWinfo(n). Number Of Output Capacitor In Series = Output CapHW_result (3)
30 HWCWinfo(n). NumberOfOutput CapacitorInSeries = Output CapHW_result (4);<br>HWCWinfo(n). NumberOfOutput CapacitorIn Parallel = Output CapHW_result (5
\n  31 HWCWinfo(n). NumberOfOutputCapacitorInParallel = OutputCapHW_result(5);<br>
32 HWDSinfo(n). OutputCapacitorValue = OutputCapHW_result(2):
32 HWDSinfo(n) Output Capacitor Value = Output CapHW_result (2) ;<br>33 HWDSinfo(n) Output Capacitor Voltage Rating = Output CapHW_r
          HWDSinfo (n). Output Capacitor VoltageRating = Output CapHW<sub>-result</sub> (3)
34 HWDSinfo(n). NumberOfOutput CapacitorInSeries = OutputCapHW.result (4);
35HWDSinfo(n). NumberOfOutput CapacitorInParallel = OutputCapHW.result (5) 36else
          37OutputCapHWWeight = I n f;
38end
39 OutputCapFW = (20*n*Po)/(f*Vo^2)*10^12; %was 20
40 OutputCapFW.Vlimt = Vo/n;
41 Output CapFW<sub>-</sub>result = Capacitor Weight (OutputCapFW, OutputCapFW<sub>-</sub>Vlimt); 42<sup>1</sup> if ("isempty (OutputCapFW<sub>-result))</sub>
43 OutputCapFWWeight = Output CapFW..result (1);
44 FWCWinfo(n). OutputCapacitorValue = Output CapFW-result (2);
45 FWCWinfo(n). Output CapacitorVoltageRating = OutputCapFW-result (3); 46FWCWinfo(n) . NumberOfOutput CapacitorInSeries = Output CapFW..result (4); \begin{array}{lll} \text{47} & \text{FWCWmfo}(n) \text{ . NumberOfOutput} \\ \text{48} & \text{FWDSinfo}(n) \text{ . Output} \\ \text{49} & \text{FWDSinfo}(n) \text{ . Output} \\ \text{49} & \text{FWDSinfo}(n) \text{ . Output} \\ \text{49} & \text{FWDSinfo}(n) \text{ . Output} \\ \text{40} & \text{FWDSinfo}(n) \text{ . NumberOfOutput} \\ \text{41} & \text{FWDSinfo}(n) \\ \text{42} & \text{FWDSinfo}(n) \\ \text{43} & \text{FWDSinfo}(n) \\ \text{44} & \text{FWDSinfo}(n) \\ \50 FWDSinfo (n). Number Of Output Capacitor InSeries = Output CapFW_result (4);<br>
FWDSinfo (n). Number Of Output Capacitor In Parallel = Output CapFW result (5)
51 FWDSinfo(n). NumberOfOutput CapacitorIn Parallel = Output CapFW_result (5);<br>
52 \text{ else}52else
53 OutputCapFWWeight = Inf;
   end
55%7 CW topology
56%Calculate flying capacitors for different configuration
   57%Flying cap for CW half wave
58
59 FlyingCapHWCW = (n*(n+1)*(2*n+1)/6)/((Impedance*f - n*(n-1)*(4*n-5)/12/OutputCapHW))*10^12; %capacitance need for fullwave CW
60 for i = 1:n
61FlyingCapHWCW.Vlimt(1) = 0.5*Vo/n; %for HVCW, conversion ratio is 2n, so input is
                 Vac = Vo/(2n); FET stress is 1*Vac62 if (i > 1)FlyingCapHWCW_Vlimt(i) = Vo/n;64 end
65%Weight, Capacitance, RatedVoltagelndex, NumberOfCapSeries, NumberOfCapParallel
66FlyingCapHWCW-result = CapacitorWeight (FlyingCapHWCW, FlyingCapHWCW-Vlimt( i));
67if ((~isempty(FlyingCapHWCW.result)) && (~isempty(OutputCapHW-result)))
68FlyingCapHWCWWeight ( i) = FlyingCapHWCW.result (1);
69<br>FlyingCapHWCWCAP(i) = \text{FlyingCapHWCW}result (2);<br>FlyingCapHWCWRVI(i) = \text{FlyingCapHWCW} result (3):
               70FlyingCapHWCWRVI( i) = FlyingCapHWCW-result (3);
FlyingCapHWCWNOCS(i) = FlyingCapHWCW-result (4);<br>FlyingCapHWCWNOCP(i) = FlyingCapHWCW result (5);
FlyingCapHWCWNOCP(i) = FlyingCapHWCW.result (5);<br>7373else
74 FlyingCapHWCWWeight ( i ) = In f;<br>
FlyingCapHWCWCAP( i ) = NaN;
75<br>FlyingCapHWCWCAP(1) = NaN;<br>FlyingCapHWCWRVI(1) = NaN.
76<br>FlyingCapHWCWRVI(i) = NaN;<br>FlyingCapHWCWNOCS(i) = NaN
FlyingCapHWCWNOCS( i) = NaN;<br>FlyingCapHWCWNOCP( i) = NaN;
FlyingCapHWCWNOCP(i) = NaN;<br>
79 end
         79end
80 end
81 %RecordData
\begin{array}{c} 82 \ 83 \ 16 \end{array}if (\text{Simplify} \begin{array}{c} \text{(Output } \text{Cap} \text{HW\_result}) \end{array})83 CapHWCWWeight = \frac{\text{sum}}{\text{FlyingCapHWCWWeight}} + OutputCapHWWeight*n;<br>84 HWCWinfo(n) TotalWeight = CapHWCWWeight;
```

```
85 HWCWinfo(n) . FlyingCapacitorValue = FlyingCapHWCWCAP;
 86 HWCWinfo(n). FlyingCapacitorVoltageRating = FlyingCapHWCWRVI;<br>BNCWInfo(n). NumberOfFlyingCapacitorInSeries = FlyingCapHWCWN
         87HWCWinfo(n) . NumberOfFlyingCapacitorInSeries = FlyingCapHWCWNOCS;
 88HWCWinfo(n) . NumberOfFlyingCapacitorInParallel = FlyingCapHWCWNOCP;
 89 HWCWinfo(n). TotalCapacitance = n*OutputCapHW\_result(2)*OutputCapHW\_result(5)OutputCapHW-result (4) + surm(FlyingCapHWCWCAP.*FlyingCapHWCWNOCP. 
              FlyingCapHWCWNOCS);
 90 HWCWinfo(n) FlyingCapEnergy = 0.5*sum(FlyingCapHWCW. * FlyingCapHWCW_Vlimt. 2);<br>91 HWCWinfo(n) OutputCapEnergy = 0.5*n*OutputCapHW*OutputCapHW_Vlimt. 2;
 \text{HWCWinfo}(n). OutputCapEnergy = 0.5 * n * \text{OutputCapHW*OutputCapHW-Vlimt}^2;<br>BWCWinfo(n). OutputImpedance = (n*(n+1)*(2*n+1)/6/FlyingCapHWCW*10^2)HWCWinfo(n). Output Impedance = (n*(n+1)*(2*n+1)/6/FlyingCapHWCW*10^12 + n*(n-1)*(4*n-5)/12/OutputCapHW*10^12)/f;93 else
 94 CapHWCWWeight = \text{Inf};
 95end
 96
 97%Flying cap for CW full wave
 98<sup>\text{FlyingCapFWCW} = \frac{\frac{1}{n} \cdot \frac{1}{(2 \cdot n + 1)} \cdot \frac{1}{2}}{(\frac{1}{n} \cdot n + 1)^2 \cdot \frac{1}{2}}</sup>
         fullwave CW
 99 for i = 1:n100FlyingCapFWCW.Vlimt(1) = 0.5*Vo/n; %for FWCW, conversion ratio is n, so input is
              Vac = Vo/n; FET stress is 0.5*Vac101if (i > 1)
102<br>
103 end<br>
<sup>103</sup> end<br>
<sup>103</sup>
         103end
104 %Weight, Capacitance, RatedVoltageIndex, NumberOfCapSeries, NumberOfCapParallel
105<br>FlyingCapFWCW_result = CapacitorWeight (FlyingCapFWCW, FlyingCapFWCW_Vlimt(i));<br>if (("isempty(FlyingCapFWCW_result)) & ("isempty(OutputCapFW_result)))
         106if (( isempty (FlyingCapFWCW..result)) && (~ ise mpty (Output CapFW-result)))
107<br>FlyingCapFWCWWeight (1) = FlyingCapFWCW_result (1);<br>FlyingCapFWCWCAP(1) = FlyingCapFWCW_result (2);
108<br>FlyingCapFWCWCAP(i) = FlyingCapFWCW_result (2);<br>FlyingCapFWCWRVI(i) = FlyingCapFWCW_result (3);
              \text{FlyingCapFWCWRVI}(i) = \text{FlyingCapFWCW\_result}(3);110<br>FlyingCapFWCWNOCS(1) = FlyingCapFWCW.result(4);<br>FlyingCapFWCWNOCP(1) = FlyingCapFWCW.result(5);
              FlyingCapFWCWNOCP(i) = FlyingCapFWCW\_result(5);112 else
113 FlyingCapFWCWWeight ( i ) = \text{In f};114 FlyingCapFWCWCAP(i) = NaN;
115FlyingCapFWCWRVI(i) =NaN;
116 FlyingCapFWCWNOCS( i) = NaN;
117 FlyingCapFWCWNOCP( i) = NaN;
118 end
119 end
120 %RecordData
121 if (\text{`isempty}(\text{OutputCapFW\_result}))122 CapFWCWWeight = 2*sum (FlyingCapFWCWWeight) + OutputCapFWWeight*n;
123FWCWinfo(n) . TotalWeight = CapFWCWWeight;
124 FWCWinfo(n) FlyingCapacitorValue = FlyingCapFWCWCAP;<br>
FWCWinfo(n) FlyingCapacitorVoltageRating = FlvingCapFV
        125FWCWinfo(n) . FlyingCapacitorVoltageRating = FlyingCapFWCWRVI;
126FWCWinfo(n) . NumberOfFlyingCapacit orInSeries = FlyingCapFWCWNOCS;
127FWCWinfo(n) . NumberOfFlyingCapacitorInParalle1 = FlyingCapFWCWNOCP;
128FWCWinfo(n) . TotalCapacitance = n*OutputCapFW.result (2) *OutputCapFW-result (5) 
              OutputCapFW-result (4) + 2*sum (FlyingCapFWCWCAP. * FlyingCapFWCWNOCP. 
             FlyingCapFWCWNOCS);
FWCWinfo(n) FlyingCapEnergy = 2*0.5*sum(FlyingCapFWCW.* FlyingCapFWCW.Vlimt.^2);<br>130 FWCWinfo(n) OutputCapEnergy = 0.5*n*OutputCapFW*OutputCapFW.Vlimt.^2;
        FWCWinfo(n) . OutputCapEnergy = 0.5 * n *OutputCapFW*OutputCapFW_Vlimt^2;
131 FWCWinfo(n). OutputImpedance = (n*(n+1)*(2*n+1)/12/FlyingCapFWCW) / f * 10^12;132 else
133 CapFWCWWeight = Inf;
134 end
135<sup>W</sup> Dickson topology
136%Flying cap for DS half wave
137
138 FlyingCapHWDS = n/((\text{Impedance})*f - n*(n-1)*(4*n+1)/12/\text{OutputCapHW})*10^12; %
        capacitance need for fullwave Dickson
139for i = 1:n
140 FlyingCapHWDS.Vlimt(i) = (2*i-1)/2*Vo/n; %for HWDS, conversion ratio is 2n, so
             input is Vac = Vo/(2n); FET stress is (2i-1)*Vac141 %Weight, Capacitance, RatedVoltageIndex, NumberOfCapSeries, NumberOfCapParallel
142 FlyingCapHWDS..result = CapacitorWeight (FlyingCapHWDS, FlyingCapHWDS.Vlimt ( i));
         143 if (( isempty (FlyingCapHWDS..result)) && ( isempty (OutputCapHW-result)))
```

```
144 FlyingCapHWDSWeight ( i) = FlyingCapHWDS_result (1);<br>
FlyingCapHWDSCAP( i) = FlyingCapHWDS_result (2):
145 FlyingCapHWDSCAP(i) = FlyingCapHWDS_result(2);<br>
FlyingCapHWDSRVI(i) = FlyingCapHWDS_result(3);
146 FlyingCapHWDSRVI(1) = FlyingCapHWDS_result(3);<br>
147 FlyingCapHWDSNOCS(1) = FlyingCapHWDS_result(4)
147 FlyingCapHWDSNOCS(i) = FlyingCapHWDS_result(4);<br>
148 FlyingCapHWDSNOCP(i) = FlyingCapHWDS_result(5);
148 FlyingCapHWDSNOCP(i) = FlyingCapHWDS_result(5);
           else
150 FlyingCapHWDSWeight ( i) = \text{In f};151 151<br>152 ElvingCapHWDSRVI( i) = NaN;<br>ElvingCapHWDSRVI( i) = NaN;
152 FlyingCapHWDSRVI(i) = NaN;<br>
153 FlyingCapHWDSNOCS(i) = NaN
                153FlyingCapHWDSNOCS( i) = NaN;
154 FlyingCapHWDSNOCP(i) = NaN;
155 end
156 end
157
158%RecordData
<sup>159</sup> if (<sup>\text{isempty}</sup> (OutputCapHW_result))<br>
160 CapHWDSWeight = sum (FlyingCapH
          160CapHWDSWeight = sum (FlyingCapHWDSWeight) + OutputCapHWWeight*n;
161 HWDSinfo (n) . TotalWeight = CapHWDSWeight;
162HWDSinfo(n) . FlyingCapacitorValue = FlyingCapHWDSCAP;
163HWDSinfo(n) . FlyingCapacitorVoltageRating = FlyingCapHWDSRVI;
164 HWDSinfo(n) . NumberOfFlyingCapacitorInSeries = FlyingCapHWDSNOCS;
165 HWDSinfo(n) . NumberOfFlyingCapacitorInParallel = FlyingCapHWDSNOCP;
166 HWDSinfo(n). TotalCapacitance = n*OutputCapHW\_result(2)*OutputCapHW\_result(5)Output CapHW-result (4) + sum (FlyingCapHWDSCAP. * FlyingCapHWDSNOCP. 
                FlyingCapHWDSNOCS);
167 HWDSinfo(n) .FlyingCapEnergy = 0.5*sum(FlyingCapHWDS.*FlyingCapHWDS-Vlimt.^2);<br>
168 HWDSinfo(n) .QutputCapEnergy = 0.5*n*OutputCanHW*OutputCanHW-Vlimt.^2168
HWDSinfo (n) . Output CapEnergy = 0.5 * n *Output CapHW*Output CapHW_Vlimt ^2;<br>
HWDSinfo (n) . Output Impedance = (n/FlyingCapHWDS*10^12 + n*(n-1)*(4*n+
          HWDSinfo(n). Output Impedance = (n/FlyingCapHWDS*10^12 + n*(n-1)*(4*n+1)/12/OutputCapHW*10^12) / f;
170 else
171 CapHWDSWeight = I \text{nf};
172 end
173
174 %Flying cap for DS full wave
175 FlyingCapFWDS = n/2/ ((Impedance)* f)* 10<sup>\text{12}; %capacitance need for fullwave Dickson 176 for i = 1:n</sup>
    for i = 1:n177 FlyingCapFWDS-Vlimt(i) = (i-0.5)*V_0/n; %for FWDS, conversion ratio is n, so input
                  is Vac = Vo/n; FET stress is (i-1)*Vac178<br>179FlyingCapFWDS_result = CapacitorWeight (FlyingCapFWDS, FlyingCapFWDS_Vlimt(i));<br>179 if ((~isempty (FlyingCapFWDS_result)) & (~isempty (OutputCapFW_result)))
179if ((~isempty(FlyingCapFWDS-result)) && ( isempty (OutputCapFW-result)))
180 FlyingCapFWDSWeight(i) = FlyingCapFWDS_result(1);
181 FlyingCapFWDSCAP(i) = FlyingCapFWDS<sub>-result(2);</sub>
182<br>FlyingCapFWDSRVI(i) = FlyingCapFWDS_result (3);<br>FlyingCapFWDSNOCS(i) = FlyingCapFWDS_result (4)
183<br>FlyingCapFWDSNOCS(1) = FlyingCapFWDS_result(4);<br>FlyingCapFWDSNOCP(1) = FlyingCapFWDS_result(5);
                FlyingCapFWDSNOCP(i) = FlyingCapFWDS\_result(5);185 else
186 FlyingCapFWDSWeight ( i) = In f;
187 FlyingCapFWDSCAP(i) = NaN;
188 FlyingCapFWDSRVI( i) = NaN;
189 FlyingCapFWDSNOCS(i) = NaN;
190FlyingCapFWDSNOCP(i) = NaN;
191 end
192 end
193%RecordData
194 if \begin{array}{c} \n\text{is empty} \left( \text{OutputCapFW\_result} \right) \\
\text{CapFWDSWeight} = 2 \cdot \text{sum} \left( \text{FlvingCs} \right)\n\end{array}195<br>CapFWDSWeight = 2*sum(Flying CapFWDSWeight) + OutputCapFWWeight*n;<br>FWDSinfo(n) TotalWeight = CapFWDSWeight:
196FWDSinfo(n). TotalWeight = CapFWDSWeight;<br>FWDSinfo(n). FlyingCapacitorValue = Flying
197<br>IPWDSInfo(n). FlyingCapacitorVoltageRating = FlyingCapF<br>FWDSinfo(n). FlyingCapacitorVoltageRating = FlyingCapF
198FWDSinfo(n) . FlyingCapacitorVoltageRating = FlyingCapFWDSRVI;
FWDSinfo(n).NumberOfFlyingCapacitorInSeries = FlyingCapFWDSNOCS;<br>
FWDSinfo(n).NumberOfFlyingCapacitorInParallel = FlyingCapFWDSNOCP;<br>
FWDSinfo(n).TotalCapacitance = n*OutputCapFW_result(2)*OutputCapFW_result(5)/
                OutputCapFW-result (4) + 2*sum (FlyingCapFWDSCAP.* FlyingCapFWDSNOCP. 
               FlyingCapFWDSNOCS) ;
202 FWDSinfo (n) . FlyingCapEnergy = 2*0.5*sum(FlyingCapFWDS.* FlyingCapFWDS\_Vlimt.^2);<br>203 FWDSinfo (n) . OutputCapEnergy = 0.5*n*OutputCapFW*OutputCapFW_Vlimt.<sup>2</sup>2.
FWDSinfo(n). OutputCapEnergy = 0.5*n*OutputCapFW*OutputCapFW\_Vlimit^2;<br>
204 FWDSinfo(n). OutputImpedance = (n/2/FlvingCapFWNS)/f*10^212;
204 FWDSinfo(n). OutputImpedance = (n/2/FlyingCapFWDS)/f*10^12;205else
```

```
206 CapFWDSWeight = \ln f;
207 end
208 y = [CapHWCWWeight, CapHWDSWeight, CapFWCWWeight, CapFWDSWeight];
209 end
```
Listing **J.3:** Code to simulate the weight of each voltage multiplier topology (called

in List **J.2)**

```
1 %This function is to calculate the capacitance value a n stage VM need
  %And also calculate how much weight is the capacitance in total
3function y = CapValuesWeight.updatedSSL(Po, f ,Vo,n, alpha, deltaVo)
  4 clear OutputCapHW-result OutputCapFW-result
5clear FlyingCapHWCW-result FlyingCapFWCW-result FlyingCapHWDS-result
      FlyingCapFWDS -result
6global HWCWinfo FWCWinfo HWDSinfo FWDSinfo
7\% field0 = 'NumberofStage';
8\% field1 = 'TotalWeight';
 9 % field2 = 'FlyingCapacitorValue
10% field3 = 'FlyingCapacitorVoltageRating
11% field4 = 'NumberOfFlyingCapacitorInSeries
12% field5 = 'NumberOfFlyingCapacitorInParallel
13 % field6 = 'OutputCapacitorValue ';
14% field7 = 'OutputCapacitorVoltageRating
15 % field8 = 'NumberOfOutputCapacitorInSeries ';
16% field9 = 'NumberOfOutputCapacitorInParallel
17
18 Impedance = alpha*Vo/(Po/Vo) ; %maximum output impedance
19% FET stress is always Vo/n, therefore use 2*Vo/n rated FET
20
21
22 % Calculate output capacitors for different configuration
23 OutputCapHW = (n^2*Po)/(2*f*Vo*deltaVo)*10^12;24 Output CapHW_Vlimt = \sqrt{V}<sub>1</sub>;
25 Output CapHW_result = Capacitor Weight (OutputCapHW, OutputCapHW_Vlimt);
26 if ("isempty (OutputCapHW<sub>-result))</sub>
27 OutputCapHWWeight = OutputCapHW_result (1);
28 HWCWinfo(n). OutputCapacitorValue = OutputCapHW_result(2);
29 HWCWinfo(n). OutputCapacitorVoltageRating = OutputCapHW_result (3);
30HWCWinfo(n). NumberOfOutputCapacitorInSeries = Output CapHW-result (4)
31HWCWinfo(n) . NumberOfOutputCapacitorInParallel = OutputCapHW-result (5)
32HWDSinfo(n) . OutputCapacitorValue = OutputCapHW-result (2) ;
33 HWDSinfo(n). Output Capacitor VoltageRating = Output CapHW_result (3);
34 HWDSinfo(n) NumberOfOutputCapacitorInSeries = OutputCapHW_result(4)
35HWDSinfo(n) . NumberOfOutputCapacitorInParallel = Output CapHW..result (5);
36else
37 OutputCapHWWeight = In f;38end
39 OutputCapFW = (20*n*Po)/(f*Vo^2)*10^12; %was 20
40 OutputCapFW_Vlimt = Vo/n;
41 OutputCapFW-result = CapacitorWeight(OutputCapFW, OutputCapFW_Vlimt);
42if ( isempty (OutputCapFW-result))
43 OutputCapFWWeight = Output CapFW-result (1);
44 FWCWinfo(n) . OutputCapacitorValue = Output CapFW-result (2);
45 FWCWinfo(n) . Output CapacitorVolt ageRating = OutputCapFW-result (3) ;
46 FWCWinfo(n) NumberOfOutput CapacitorlnSeries = Output CapFW-result (4) ;
47 FWCWinfo(n) NumberOfOutputCapacitorInParallel = OutputCapFW.result (5);
48 FWDSinfo(n) . OutputCapacitorValue = OutputCapFW-result (2) ;
49 FWDSinfo(n) Output CapacitorVolt ageRating = OutputCapFW-result (3)
\text{SWDSinfo}(n). NumberOfOutput Capacitor In Series = Output CapFW_result (4);
51 FWDSinfo(n) NumberOfOutputCapacitorInParallel = OutputCapFW<sub>-result</sub> (5);
52else
53 OutputCapFWWeight = Inf;
54 end
,55 %o CW topology
5%Calculate flying capacitors for different configuration
```

```
%Flying cap for CW half wave
57
   58
   59 FlyingCapHWCW = (n*(n+1)*(2*n+1)/6)/((\text{Impedance}*f - n*(n-1)*(4*n-5)/12/\text{OutputCapHW}))<br>
60 for i = 1:n
   61<br>FlyingCapHWCW.Vlimt(1) = 0.5*Vo/n; %for HWCW, conversion ratio is 2n, so input is Vac = Vo/(2n); FET stress is 1*Vac62if (i > 1)
   63FlyingCapHWCW.Vlimt ( i) = Vo/n; 64 end
   \begin{tabular}{ll} \textbf{``S} & \textbf{``Weight }, Capacitance }, \textbf{RatedVoltagelndex }, \textbf{NumberOfCapSeries}, \textbf{NumberOfCapParallel} \\ \textbf{``BlyingCapHWCW\_result} = \textbf{CapacitorWeight (FlyingCapHWCW }, \textbf{FlyingCapHWCW\_Vlimt(i)}); \\ \textbf{``f ((``isempty (FlyingCapHWCW\_result)) ) & &\textbf{``f (Simplify (GapHWCW\_result))}) } \\ \textbf{``BlyingCapHWCWWeight(i)} = \textbf{FlyingCapHWCW\_result(1)}; \\ \textbf{``BingCapHWCWCCAP(i)} = \textbf{FlyingCapHWCW\_result(2)}; \\ \textbf{74 FlyingCapHWCWWeight (i) = \text{In f};<br>75 FlyingCapHWCWCAP(i) = NaN.
   75<br>FlyingCapHWCWCAP(i) = NaN;<br>FlyingCapHWCWRVI(i) = NaN;
                            FlyingCapHWCWRVI(i) = \text{NaN};FlyingCapHWCWNOCS(1) = NaN;<br>
78 FlyingCapHWCWNOCP(1) = NaN;
                            78FlyingCapHWCWNOCP( i) = NaN; 79end
  80 end
   81%RecordData
  82if ( isempty (OutputCapHW-result))
  83 CapHWCWWeight = \text{sum}(FlyingCapHWCWWeight) + OutputCapHWWeight*n;<br>
84 HWCWinfo(n). TotalWeight = CapHWCWWeight;<br>
85 HWCWinfo(n). FlyingCapacitorValue = FlyingCapHWCWCAP;
  \begin{tabular}{ll} \textbf{S6} & HWCWimfo(n) \textbf{.} \textbf{Fly} \\ \textbf{S7} & HWCWimfo(n) \textbf{.} \textbf{N} \\ \textbf{S8} & HWCWimfo(n) \textbf{.} \textbf{NumberOfflyingCapacitorInSeries} = \textbf{FlyingCapHWCWNOCS} \\ \textbf{S8} & HWCWimfo(n) \textbf{.} \textbf{NumberOfflyingCapacitorInParallel} = \textbf{FlyingCapHWCWNOCP} \\ \textbf{HWCWinfo}(n) \textbf{.} \textbf{TotalCapacitance} = n*Output \textbf{CapHW\_result(2)*Output} \\ \textbf{Output} \textbf{CapHW\_result(4)}FlyingCapHWCWNOCS);
  \begin{tabular}{c|c|c} \hline \texttt{391} & \texttt{HWCWinfo}(n) \texttt{.} \texttt{FlyingCapEnergy} = 0.5*sum(FlyingCapHWCW.*FlyingCapHWCW.Vlimt.^2); \\ \hline \texttt{HWCWinfo}(n) \texttt{.} \texttt{OutputCapEnergy} = 0.5*n*OutputCapHW*OutputCapHW.Vlimt^2; \\ \hline \texttt{HWCWinfo}(n) \texttt{.} \texttt{OutputMapHmpedance} = (n*(n+1)*(2*n+1)/6/FlyingCapHWCW*10^12 + n*(n-1) * (4*n-5)/12/OutputCapHW*10^12)/f; \end{tabular93 else
  94 CapHWCWWeight = \text{In } f;
  95 end
  96
  97%Flying cap for CW full wave 98 FlyingCapFWCW = (n*(n+1)*(2*n+1)/12)/((Impedance)*f)*10^12; %capacitance need for fullwave CW)99for i = 1:n
100<br>FlyingCapFWCW.Vlimt(1) = 0.5*V_0/n; %for FWCW, conversion ratio is n, so input is Vac = V_0/n; FET stress is 0.5*Vac(i > 1)102 FlyingCapFWCW_Vlimt(i) = \text{Vo/n};<br>
103
\begin{array}{ll} \text{\small{75\textwidth}} & \text{\small{76\textwidth}} & \text{\small{76\text113FlyingCapFWCWWeight ( i) = In f; 114 FlyingCapFWCWCAP ( i) = NaN;
115FlyingCapFWCWRVI( i) = NaN;
116FlyingCapFWCWNOCS(i) = NaN;
117 FlyingCapFWCWNOCP(i) = NaN;
```

```
118
        end
119
   end
120 %RecordData
       ("isempty (Output CapFW\_result))i f
121
        CapFWCWWeight = 2*sum(Flying CapFWCWWeight) + OutputCapFWWeight* n;122
       FWCWinfo(n). TotalWeight = CapFWCWWeight;
123
        FWCWinfo(n). FlyingCapacitorValue = FlyingCapFWCWCAP;
124
        FWCWinfo(n). FlyingCapacitorVoltageRating = FlyingCapFWCWRVI;
125
        FWCWinfo(n). NumberOfFlyingCapacitorInSeries = FlyingCapFWCWNOCS;
126
127
        FWCWinfo(n). NumberOfFlyingCapacitorInParallel = FlyingCapFWCWNOCP;
        FWCWinfo(n). TotalCapacitance = n*OutputCapFW_result(2)*OutputCapFW_result(5)/
128
            OutputCapFW_result(4) + 2*sum(FlyingCapFWCWCAP.*FlyingCapFWCWNOCP./FlyingCapFWCWNOCS);
129
        FWCWinfo(n). FlyingCapEnergy = 2*0.5*sum(FlyingCapFWCW.*FlyingCapFWCW_Vlimt. 2):
130
        FWCWinfo(n). OutputCapEnergy = 0.5*n*OutputCapFW*OutputCapFW_Vlimt^2;
        FWCWinfo(n). OutputImpedance = (n*(n+1)*(2*n+1)/12/FlyingCapFWCW)/f*10^12;131
132
    else
        CapFWCWWeight = Inf;133
134
   end
   % Dickson topology
135
136
   %Flying cap for DS half wave
137
   FlyingCapHWDS = n/((Impedance)*f - n*(n-1)*(4*n+1)/12/OutputCapHW)*10^12; %138
        capacitance need for fullwave Dickson
   for i = 1:n139
        FlyingCapHWDS_Vlimt(i) = (2 * i - 1)/2 * V_0/n; %for HWDS, conversion ratio is 2n, so
140
            input is Vac = Vo/(2n); FET stress is (2i-1)*Vac%Weight, Capacitance, RatedVoltageIndex, NumberOfCapSeries, NumberOfCapParallel
141
        FlyingCapHWDS\_result = CapacityWeight(FlyingCapHWDS, FlyingCapHWDS-Vlimt(i));142
        if (("isempty(FlyingCapHWDS_result)) && ("isempty(OutputCapHW_result)))
143
144
            FlyingCapHWDSWeight(i) = FlyingCapHWDS\_result(1);\label{eq:1} \hbox{FlyingCapHWDSCAP(1)} \ = \ \hbox{FlyingCapHWDS\_result(2)} \ ;145146
            FlyingCapHWDSRVI(i) = FlyingCapHWDS_result(3);FlyingCapHWDSNOCS(i) = FlyingCapHWDS_result(4);147
            FlyingCapHWDSNOCP(i) = FlyingCapHWDS\_result(5);148
        else
149
            FlyingCapHWDSWeight(i) = Inf;150
            FlyingCapHWDSCAP(i) = \text{NaN};151
            FlyingCapHWDSRVI(i) = NaN;152
            FlyingCapHWDSNOCS(i) = NaN;153
154
            FlyingCapHWDSNOCP( i ) = NaN;1.55
        end
   end
156
157
   %RecordData
158
159
      (\tilde{\text{isempty}}(OutputCapHW\_result))CapHWDSWeight = sum(FlyingCapHWDSWeight) + OutputCapHWWeight*n;160
161
       HWDSinfo(n). TotalWeight = CapHWDSWeight;
        HWDSinfo(n). FlyingCapacitorValue = FlyingCapHWDSCAP;
162
        HWDSinfo(n). FlyingCapacitorVoltageRating = FlyingCapHWDSRVI;
163
       HWDSinfo(n). NumberOfFlyingCapacitorInSeries = FlyingCapHWDSNOCS;
164
       HWDSinfo(n). NumberOfFlyingCapacitorInParallel = FlyingCapHWDSNOCP;
165
166
       HWDSin6(n). TotalCapacitance = n*OutputCapHW_result(2)*OutputCapHW_result(5)/
            OutputCapHW\_result(4) + sum(FlyingCapHWDSCAP.*FlyingCapHWDSNOCP./FlyingCapHWDSNOCS);
       HWDSinfo(n). FlyingCapEnergy = 0.5*sum(FlyingCapHWDS.*FlyingCapHWDS.Vlimt.^2);
167
168
       HWDSinfo(n). OutputCapEnergy = 0.5*n*OutputCapHW*OutputCapHW_Vlimt^2;
       HWDSinfo(n). OutputImpedance = (n/FlyingCapHWDS*10^12 + n*(n-1)*(4*n+1)/12/169
            OutputCapHW*10^12)/f;
   else
170
       CapHWDSWeight = Inf;171
   end
172
173
174 % Flying cap for DS full wave
175
   FlyingCapFWDS = n/2/((\text{Impedance})*f)*10^12; \%capacitance need for fullwave Dickson
176 for i = 1:nFlyingCapFWDS_Vlimt(i) = (i-0.5)*V_0/n; %for FWDS, conversion ratio is n, so input
177
             is Vac = Vo/n; FET stress is (i-1)*Vac
```

```
FlyingCapFWDS-result = CapacitorWeight (FlyingCapFWDS, FlyingCapFWDS-Vlimt ( i));
178
        if (( isempty (FlyingCapFWDS-result)) && (~isempty (OutputCapFW-result)))
179
            FlyingCapFWDSWeight ( i) = FlyingCapFWDS-result (1);
180
            FlyingCapFWDSCAN(i) = FlyingCapFWDS\_result(2);181
            FlyingCapFWDSRVI(i) = FlyingCapFWDS\_result(3);182
            FlyingCapFWDSNOCS(i) = FlyingCapFWDS_result(4);
183
184
            FlyingCapFWDSNOCP(i) = FlyingCapFWDS\_result(5);else
185
            FlyingCapFWDSWeight(i) = Inf;186
187
            FlyingCapFWDSCAP(i) = \text{NaN};FlyingCapFWDSRVI(i) = \text{NaN};188
189
            FlyingCapFWDSNOCS( i) = NaN;
            FlyingCapFWDSNOCP (i) = NaN;
190
191
        end
192
   end
   %RecordData
193
194
   if ( isempty (OutputCapFW..result))
195
        CapFWDSWeight = 2*sum(FlyingCapFWDSWeight) + OutputCapFWWeight*n;
        FWDSinfo (n) . TotalWeight = CapFWDSWeight;
196
197
        FWDSinfo(n) .FlyingCapacitorValue = FlyingCapFWDSCAP;
198FWDSinfo(n) . FlyingCapacitorVoltageRating = FlyingCapFWDSRVI;
199
        FWDSinfo(n) . NumberOfFlyingCapacitorInSeries = FlyingCapFWDSNOCS;
        FWDSinfo(n) . NumberOfFlyingCapacitorInParallel = FlyingCapFWDSNOCP;
200
        FWDSinfo(n) . TotalCapacitance = n* OutputCapFW.result (2)* Output CapFW-result (5) 
20<sup>°</sup>OutputCapFW.result (4) + 2*sum (FlyingCapFWDSCAP. * FlyingCapFWDSNOCP. 
            FlyingCapFWDSNOCS) ;
202
        FWDSinfo(n). FlyingCapEnergy = 2*0.5*sum (FlyingCapFWDS.*FlyingCapFWDS_Vlimt. \hat{a});
203
        FWDSinfo(n). OutputCapEnergy = 0.5*n*OutputCapFW*OutputCapFW_Vlimit^2;FWDSinfo(n). OutputImpedance = (n/2/FlyingCapFWDS) / f * 10^12204
   else
205
        CapFWDSWeight = Inf;
206
207
   end
208
   y = [CapHWCWWeight, CapHWDSWeight, CapFWCWWeight, CapFWDSWeight];
   end
209
```
J.1.2 Inverter and transformer optimization

Listing **J.4:** Main code to optimize the weight of the inverter and transformer in the

ist-gen high voltage dc-de converter

```
elc , clf ,clear all
   close all
 \overline{2}\overline{3}\overline{4}%Read the core lo
ss xlsx
    corelossfile ='C
oreLossData. xlsx';
 5
    [num,txt,raw1] = xlsread(corelossfile, 'Freq')6
    [\text{num}, \text{txt}, \text{raw2}] = \text{xlsread}(\text{corelossfile}, \text{'Bfield'})[\text{num}, \text{txt}, \text{raw3}] = \text{xlsread}(\text{corelossfile}, \text{'Ploss'})\overline{\mathcal{R}}[\text{num}, \text{txt}, \text{raw4}] = \text{xlsread}(\text{corelossfile}, \text{'BSAT'});9
    [\text{num}, \text{txt}, \text{raw5}] = \text{xl}(\text{corelossfile}, \text{'MU'})10
11%Read the core size xlsx
12coresizefile = 'CoreSizeData.xlsx';13
14
   [num, txt, raw] = xlsread (coresizefile, 'Ecore');
1516 Date = 'xxx ;
% Quality factor
Q-range = 0.1:0.1:10;
   % Natural frequency
19
20 f0-range = 480000;
% Capacitance ratio
A-range = 0.1:0.1:10;
```
```
23 % Turns ratio
24 K-range = 5:1:30;
25% DC input voltage range
26 Vin<sub>-range</sub> = 200;
27 % Peak amplitude of the output voltage that one hope to achieve (V)
28 \mid \text{Vo-range'} = 7500;29 % Output power desired (W)
30Po-range = 750;
31 % frequency of the transformer
32 fs_range = 500000;
33 % Winding Pattern Index: 1 inidcates center leg winding, 2 indicates double
34 Winding<sub>-Pattern</sub> = 1;
35 % Hypothesis: record why you want to run the sim
36Hypothesis = [ ' '];
37 % Notes: record any changes you made to the code
38Notes = \cdot,
39
40 filename_xfmer = strcat(Date, '-'', 'xxx, xlsx')41 filename.inductor = strcat (Date, '' , 'xxx. xlsx ')
|42| SheetNumber = 1;
43 Infosheetname = strcat ( 'SimInfo ',num2str(SheetNumber))
44 ResultDatasheetname = strcat ( 'ResultsData ',num2str (SheetNumber))
45
[Q, f0, A, K] = ndgrid(Q-range, f0-range, A-range, K-range);47Q = reshape (Q, [], 1) ;
48fO = reshape (fO ,[] ,1)
49 \mid A = \text{reshape}(A, [] , 1);
50 \, \text{K} = \text{reshape}(K, [] , 1);
51
52 RT = 8/pi^2*40000^2/700/6/6./K.^2;
53 Ls = RT./(2*pi.*f0.*Q);
54 Cs = Q. *(A+1). / (A*2*pi.*f0.*RT);
55 Cp = Q. *(A+1). /(2*pi.*f0.*RT);
56GT = 4/pi ./(sqrt ((1+A). 2.*(1 -(fs-range./ fO) 2) .2 + 1./Q.2.*( fs-range./fO - A.*fO
         . / ((A+1). * fs_range)) . ^2) ;
57 Imax = Vin_range.*GT./RT.*sqrt (1 + (fs\_range./f0) . 2.*Q.^2.* (A + 1).^2);58
59\text{~KeepIndex} = \text{interest (find (GT.*K)} \geq Vo-range/Vin-range), \text{find (GT.*K)} \leq 1.2* Vo-range/
         Vin\_range ) );
\begin{bmatrix} 60 \end{bmatrix} KeepIndex = intersect (KeepIndex, find (GT > 1));
61
62Q = Q(KeepIndex);
63 \mid f0 = f0 (KeepIndex);
64 A = A (KeepIndex);
65 \mid K = K(Keeplndex);66 RT = RT(Keeplndex);
67Ls = Ls(Keeplndex);
68 Cs = Cs (KeepIndex);
69 Cp = Cp(KeepIndex);
70<sup>GT</sup> = GT<sup></sup>(KeepIndex);
71 Imax = Imax (KeepIndex);
72
73tic
74 parfor i = 1:1:length(Q)<sup>75</sup>
<sup>75</sup>
76
<b>76
76
<b>1
15
<b>176
176
 176
176
176
176
176
176
176
176
176
176
176
176
176
176
176
176
176
176
176
176
176
176
176
176
176
176
176

V \text{pri} = \text{Vin\_range} \cdot * \text{GT}(i);<br>
\% Output voltage on the
        77% Output voltage on the transformer
78 Vsec = Vin\_range.*GT(i).*K(i);79Vinsulation-max = Vsec;
80%Run Xfmer design
81SuceedX = Ecore_actual\_EEER_xfmer_LCC (raw, raw1, raw2, raw3, raw4, raw5,...
82 Vpri, Vsec, Po<sub>-</sub>range, fs<sub>-</sub>range, Vinsulation<sub>-</sub>max, Winding<sub>-</sub>Pattern);
84 SuceedL = Ecore<sub>-actual-EEER<sub>-</sub>inductor<sub>-LCC</sub> (raw, raw1, raw2, raw3, raw4, raw5,...<br>85 Vin<sub>-</sub>range, GT(i), Po<sub>-</sub>range, fs<sub>-</sub>range, Ls(i), Imax(i), Winding<sub>-Pattern</sub></sub>
85<br>
85 Vin<sub>range</sub>, GT(i), Po<sub>range</sub>, fs<sub>range</sub>, Ls(i), Imax(i), Winding<sub>-</sub>Pattern ,...<br>
Q(i), f0(i), A(i), K(i), RT(i), Ls(i), Cs(i), Cp(i), GT(i));
              Q(i), f0(i), A(i), K(i), RT(i), Ls(i), Cs(i), Cp(i), GT(i);
87
88 ResultX(i,:) = SuceedX;
```

```
ResultL(i, :) = SucedL;90 end
 91toc
 % 32<br>
More DesignTable = array 2table (ResultX, 'VariableNames',{'Po_W','Vppeak_V',...<br>
"Vspeak_V','Vinsulation_max_V','fs_Hz','matno','CoreMatFreq_Hz','CoreAc_m2',...<br>
"CoreWindowH_m','CoreWindowW_m','NumOffPri','NumOfSec
 99<sup>|</sup>'PackingFactor', 'LossCore_W', 'LossCopper_W', 'WeightCore_g', 'WeightPri_copper_g'
100'WeihtPri.Insu.g' , 'WeightSec.copper-g 'WeightSecInsu-g' , 'WeightCoreInsu.g
101<br>
102 writetable (XfmerDesignTable, filename_xfmer, 'Sheet', ResultDatasheetname) ;<br>
103
104 InductorDesignTable = array2table (ResultL, 'VariableNames',{ 'Po_W', 'Vin_V'<br>'Vpri_V'', 'Vinsulation_max_V'', 'fs_Hz', 'matno', 'CoreMatFreq_Hz'',...
106'CoreCenter LegL..m ', 'CoreCenterLegT..m ', 'CoreAc.m2', 'CoreWindowH.m' ToreWindowW.m', 'NumOfPri', 'BcoreDensity.T', 'WirePriDia.m', 'WirePriFullDia.m', ...<br>'WirePri_Idensity.Aperm2', 'WirePriNstrands', 'WirePri_per_layer ', 'WirePri_Nlayer '
109 'CopperPackingFactor', 'PackingFactor', 'LossCore<sub>-W'</sub>,..
110'LossCopperW', 'WeightCore-g', 'WeightPri.copper-g ', 'WeightPri.Insu-g'
<sup>111</sup> 'WeightCore_Insu<sub>-g</sub>', 'TotalWeight_g', 'TempAbsolute_C', 'L', 'airgap_m', 'CoreIndex'
112'Q' , 'fO ' , 'A' , 'K' , 'RIT' , 'Ls ' , 'Cs ', 'Cp' , 'GT'}); 113writetable (InductorDesignTable , filename..inductor , 'Sheet ' ,ResultDatasheetname) 114
115field1 = 'name';
116 valuel_req = \{ 'Date', 'Hypothesis', 'Notes', ... \}<br>
'Q_range', 'fQ_range', 'A range', 'K range'117 'Q_range','f0_range','A_range','K_range
<sup>118</sup> <sup>'Vin</sup>-range', 'Vo<sub>-</sub>range', 'Po<sub>-</sub>range', 'fs<sub>-</sub>range', 'Winding<sub>-</sub>Pattern' }
119 field2 = 'data';
120 value2_req = \{Date, Hypothesis, Notes, ...121 Q<sub>-</sub>range , f0<sub>-range</sub> , A<sub>-range</sub> , K<sub>-range</sub> , ...<br>
122 Vin<sub>-range</sub> , Vo<sub>-range</sub> , Po<sub>-range</sub> , fs<sub>-range</sub> , Winding<sub>-</sub>Pattern };<br>
123</sub>
124 Requirement = struct (field 1, value 1, req, field 2, value 2, req);125Requirement_excel = squeeze(struct2cell(Requirement))';
126 xlswrite (filename_xfmer, Requirement_excel, Infosheetname);
 89
```
Listing **J.5:** Code to simulate the weight of the high voltage transformer (called in

List **J.4)**

```
1 function y = Ecore_actual\_EEER\_xfmer<sub>LCC</sub> (raw, raw1, raw2, raw3, raw4, raw5, ...)<br>Vopeak range. Vspeak range. Po range, fs range. Vinsulation may range
        Vppeak_range, Vspeak_range, Po_range, fs_range, Vinsulation_max_range,
             Winding-Pattern)
 3
4% Lowest allowed transformer efficiency
5 etaXfmer = 0.95;
6\% Max allowable temperature (C)<br>
7 \text{ Tmax} = 90:
  7Tmax = 90;
8 % Min allowable temperature (C) 9Tmin = 25;
10% Max allowable current density in the wire (A/m^2)
11 Jwmax = 500*100*100;
12% Minimal litz diameter one can get (m)
13 MinLitzDia = 0.07874/1000; \% AWG 40. 0.05024/1000; \% AWG44 14 \% Dielectric strength of the insulation material (V/m)14% Dielectric strength of the insulation material (V/m) discount 50% 15 dielectricstrength_insulation = 0.5*200*1000*100; % FEFLON
16
17 % Minimum allowable core cross section radius (m)
```

```
18 MinPriWinding = 1;
19% Maximum primary winding turns
20 MaxPriWinding = 100;
21% Incremental pri winding
22 IncreNp = 1;
23 % Maximum layer of primary winding
_{24} MaxMlp = 10;
25% Incremental pri layers
26IncreMlp = 1;
27 % Maximum layer of secondary winding
28 MaxMls = 10;
29 % Incremental sec layers
30IncreMls = 1;
31 % Minimal secondary wire diameter (m)
32MinSecWireSize = 0.4/1000; %0.079 is AWG40, 0.4 mm is 178-5790
33 % Maximum allowable weight (g)
34 MaxWeight = 2000;
35% g/m3, density of the core
36CoreDensity = 4.8*1000*1000;
37 % g/m3, density of copper
38CopperDensity = 8.96*1000*1000;
39 % g/m3, density of core insulation materials
_{41}^{40} CoreInsulationDensity = 2.2*1000*1000; %IEFLON<br>_{41}^{41}% g/m3, density of wire insulation materials
  41% g/m3, density of wire insulation materials
42 WireInsulationDensity = 2.2*1000*1000; %TEFLON
43
44% all discount factors
45% Bmax discount factor
46BSAT-discount = 0.75;
47% Actual core loss is always higher than the calculated 
48 CoreLossMultiple = 1.0;
49% Maximum packing factor (copper area compared with total window area)
50 \text{ maxpacking factor} = 0.7;<br>51 \text{ % Minimum packing factor}51 % Minimum packing factor
52 minpackingfactor = 0.01;
53 % Winding factor of litz wire , assuming only 80% of wire size is copper
54 LitzFactor = 0.8;
55\% Weight of bobbin as a faction of the core insulation 56 BobbinWeightFactor = 0.5:
  o6 BobbinWeightFactor = 0.5;
57
58% Save design results
59|Design = zeros (1, 43);60% Electrical constants. Normally there is no need to change
61% ohm*m, resistivity of copper at 100C
62 \text{rou} = 2.3*1e-8;63 % /(ohm*m) , conductivity of copper
64 sigma = 1/rou;65 % HA/m2, permeability of freespace
66|u0 = 4 * pi * 10^(-7);67\% F/m, permittivity of freespace<br>68ebs10 = 8.854*1e-12:
  6810 = 8.854*1e-12;69Wo MAIN BODY OF THE CODE STARTS FROM HERE
70 
71 % Read the material properties to get the P at different B and F map from
72 % the CoreLossData. xlsx file
73\% This map will be used to calculate core loss later on 74 [m1, n1] = size(raw1):
  [m1,n1] = size(raw1);75XCoreMAT = raw1(2: m1, 2);
76\begin{cases} \text{XCoreFreq} = \text{cell2mat}(\text{raw1}(2:\text{m1},3:\text{n1})); \\ \text{[m1,n1]} = \text{size}(\text{raw2}): \end{cases}\lceil m1, n1 \rceil = size(max2);78 \mid XCoreBfield = cell2mat(raw2(2:ml,3:n1));\begin{bmatrix} 79 \\ 80 \end{bmatrix} \begin{bmatrix} m1, n1 \end{bmatrix} = \begin{bmatrix} size (raw3) \\ xCorePloss = cell2mat \end{bmatrix}XCorePloss = cell2mat(raw3(2:m1,3:n1));81[ml,nl] = size(raw4);
82 \text{ XCoreBSAT} = \text{cell2mat}(\text{raw4}(2:\text{m1},3:\text{n1}));83[ml,nl] = size(raw5);
84 XCoreMU = cell2mat (raw5(2:ml,3:n1));
85
```

```
\begin{array}{l} 86 \ 87 \ \text{Pbar} = 500. \end{array}87Pbar = 500; %500mW/cm3
 88PFfactor = 1; 
 89
 90% Draw out Pv plot vs B then interpolate
 91 NoMat = m1-1;
 92Ball = 0.001:0.001:1;
 93 MATcolorvector = rand (NoMat, 3);
 94FreqFlag = zeros(size (1:1:NoMat));
 95for i = 1:1:NoMat
 96 DataSheetFreq = XCoreFreq(i, "isnan(XCoreFreq(i, :)));<br>97 NoFreq = length (DataSheetFreq) /2:
         97NoFreq = length (DataSheetFreq) /2;
 98 colorvector = rand (NoFreq, 3);
 99 for j = 1:1:NoFreq100 \%Pv = ConstantA*Bfield+ConstantB
101ConstantA(i,j) = (log1O(XCorePloss(i,2*j)) - loglO(XCorePloss(i,2*j-1)))/(
                   loglO(XCoreBfield(i ,2*j)) - loglo(XCoreBfield(i ,2*j -1))); 102 ConstantB(i,j) = log10(XCorePloss(i,2*j)) - ConstantA(i,j)*log10(XCoreBfield(
                   i,2*j));
103<br>B.atPv.500(i,j) = 10^{\circ}((log10(Pbar) - ConstantB(i,j)))/Constant(A(i,j)); % in T<br>F.atPv.500(i,j) = DataSheetFreq(2*j-1); % in Hz
105 PF-atPv-500(i,j) = B_{-}atPv-500(i,j)*F-atPv-500(i,j)<sup>*</sup>PFfactor;
106
107 if (abs(fs_range - F_atPv_500(i,j))./fs_range \leq 0.4)<br>108 FreqFlag(i) = 1;
                   FreqFlag(i) = 1;109 end
110%Steinmetz
111 if (j > 1)112 beta<sub>-</sub>range(i,j) = \log 10(XCorePoss(i,2*j)/XCorePoss(i,2*j-1))/\log 10XCoreBfield(i,2*j)/XCoreBfield(i,2*j-1));113%Third point
114 XCorePloss_3rd(i,j) = 10.^{\circ}(ConstantA(i,j-1)*log10(XCoreBfield(i,2*j)) +
                        ConstantB(i, j-1);
115alpha-range(i ,j) = loglO(XCorePloss.3rd(i ,j)/XCorePloss(i,2*j))/IoglO(
DataSheetFreq (2 \cdot j - 3)/\text{DataSheetFreq}(2 \cdot j - 1)); %(f2/f1) \text{alpha} = P2/P1;<br>
K1\text{-range}(i,j) = X\text{CorePloss}(i,2\cdot j)/(X\text{CoreBfield}(i,2\cdot j)\text{beta.range}(i,j))/(DataSheetFreq (2 * j - 1) <sup>a</sup>lpha_range (i, j)); \%nW/cm3<br>
<sup>117</sup> <sup>M</sup>Repeat frequency 2's steinmetz parameter for frequency 1
118 if (j = 2)
119 beta_range (i, j-1) = \text{beta-range}(i, j);
120<br>
121 alpha-range (i, j -1) = alpha-range (i, j);<br>
121 b X \text{ } \text{ } f X \text{ } \text{ }K1range(i,j-1) = XCorePloss(i,2+j-2)/(XCoreBfield(i,2+j-2))beta_range(i, j-1)/(DataSheetFreq(2+j-3)^alpha_range(i, j-1));122 end
123 end
124 end
125 end
126% Core size
127 [ml,n1] = size(raw);
128 TransformerCoreIndex = \text{cell2mat}(\text{raw}(3:m1,1));129 XcoreVe = \text{cell2mat}(\text{raw}(3:m1,3)) / (1000^{\circ}3); % \text{in m}130 XcoreAe = \text{cell2mat}(\text{raw}(3:m1,4)) / (1000^2);131 XcoreLe = \text{cell2mat}(\text{raw}(3:m1,5)) / 1000;132 XcoreCoreShapeIndex = \text{cell2mat}(\text{raw}(3:m1,6));133XcorePriW = cell2mat (raw (3:ml,8) ) /1000;
134XcorePriH = cell2mat (raw (3:ml,9) ) /1000; 135XcoreSecW = cell2mat(raw(3:m1,10))/1000;136 XcoreSecH = cell2mat(raw(3:m1,11))/1000;
137XcoreWindowW = cell2mat (raw (3:ml,12)) /1000;
138 XcoreWindowH = 2*cell2mat(raw(3:m1,13))/1000;<br>
139 ShuffleIndex = 1:1:length(TransformerCorelnde)ShuffleIndex = 1:1: length (TransformerCoreIndex);
140\% -
141% DESIGN STARTS FROM HERE
142
143% Limit to core materials based on frequency
144 CoreMatIndexSweep = find(FreqFlag);
145
146% Vectorize the design space
```

```
147 [Po, fs , Vppeak, Vspeak, Vinsulation<sub>-</sub>max , matno-record , ShuffleXcoreIndex , Np, Mlp, Mls] = ndgrid (Po-range , fs<sub>-</sub>range , Vppeak-range ,...<br>Vspeak-range , Vinsulation<sub>-</sub>max<sub>-</sub>range , CoreMatIndexSweep , ShuffleI
 149 MinPriWinding : IncreNp : MaxPriWinding , 1 : IncreMlp : MaxMlp, 1 : IncreMls : MaxMls) ;
 150
 151 Po = \text{reshape}(\text{Po},[] , 1);
 152 fs = \text{reshape}(fs, [], 1);
 153Vppeak = reshape(Vppeak,[] ,1)
 154 Vspeak = \text{reshape} (Vspeak, [], 1) ;<br>
155 Vinsulation_max = \text{reshape} (Vinsulation_max, [], 1) ;
155<sup>o</sup> Vinsulation_max = \text{reshape} (Vinsulation_max , 156<sup>o</sup> matno_record = \text{reshape} (matno_record , [] , 1) ; 157 Np = \text{reshape} (Np, [] , 1) ;
158 Mlp = \text{reshape (Mlp,[]}, 1);
\begin{bmatrix} 159 \\ 160 \end{bmatrix} Mls = \begin{bmatrix} \text{reshape} \\ \text{M}} \\ \begin{bmatrix} \text{mation-record} \end{bmatrix};
 161 BSAT = XCoreBSAT(matno-record);
 162 ShuffleXcoreIndex = \text{reshape}(\text{ShuffleXcoreIndex},[], 1);
 163
 164% Map XcoreSize to actual size
 165<sup>Ve</sup> = XcoreVe(ShuffleXcoreIndex);
 166 Ac = XcoreAe(ShuffleXcoreIndex);167W = XcoreWindowW( ShuffleXcoreIndex);
168H = XcoreWindowH(ShuffleXcoreIndex);
 169Le = XcoreLe(ShuffleXcorelndex);
170 PriW = XcorePriv (ShuffleXcoreIndex);
171PriH = XcorePriH(ShuffleXcorelndex);
172 SecW = XcoreSecW(ShuffleXcoreIndex);
173 SecH = XcoreSecH (ShuffleXcoreIndex);
174 XcoreIndex = TransformerCorelndex(ShuffleXcorelndex);
175XcoreCoreShapeIndex = XcoreCoreShapelndex ( ShuffleXcoreIndex);
176
177 % Eliminate some elements based on dimension rule and BSAT rule 178 Bm-dummy = Vppeak/pi./fs./(2*Np.*Ac);
179 Keep_Bmindex = find (Bm_dummy < BSAT*BSAT_discount);
180 KeepIndex = Keep_Bmindex;
181
182 Po = Po(KeepIndex);
183 fs = fs (KeepIndex);
184 Vppeak = Vppeak(Keeplndex);
185 Vspeak = Vspeak(KeepIndex);
186 Vinsulation_max = Vinsulation_max (KeepIndex);
187 matno_record = matno_record (KeepIndex);
188 ui = ui (KeepIndex);
189BSAT = BSAT(KeepIndex);
190 H = H(KeepIndex);
191 W = W(KeepIndex);
192 Ve = Ve (KeepIndex);
193Ac = Ac(KeepIndex);
194 Le = Le(KeepIndex);
195 PriW = PriW(KeepIndex);
196 PriH = PriH (KeepIndex);
197 SecW = SecW(KeepIndex);
198SecH = SecH(KeepIndex);199XcoreIndex = XcoreIndex (KeepIndex);
200 XcoreCoreShapeIndex = XcoreCoreShapeIndex(KeepIndex);
201
202 Np = Np(KeepIndex);
203 Mlp = Mlp(KeepIndex);
204 Mls = Mls (KeepIndex);
205
206% Find core loss property that 's none zero around the required frequency for each
          design group
207 FsnoNonzero = F_-atPv-500(matno-record,:) > 0;
208 FsnoIndex = \text{abs}(fs - \text{F}_{at}Pv.500(\text{matno\_record } ,:))./ fs \leq 0.4;<br>
209 matfsIndex = FsnoNonzero.* FsnoIndex;
210 matfs = F_{at}Py_{-500} (matno_record,:) .* matfsIndex;
211 K1 = K1-range (matno-record ,:) .* matfsIndex*1000; %convert from riW/cm3 to W/m3 212 alpha = alpha-range (matno-record :) . * matfsIndex;
```

```
213 beta = beta_range (matno_record,:).* matfsIndex;
214 [rowldcs, colldcs] = find (matfs > 0);
215
216% So far , each row of the above represent one DESIGN POINT (that has one
217% set of electrical requirements , one core size , one core material , one Np, Mlp and
        MIs)
218% Each row of matfs , K1, alpha and beta also correspond to each DESIGN POINT
219% However, they have more than one non-zero columns because each material
220% may have more than one loss data points in their datasheets around the required
         frequency
221
222% We need to expand the design point to incorporate different loss data
223% points for one material.
224
225% Find the indices of unique values in rowIdes
226 [UniqueRowIdcs, ind ] = unique (rowIdcs, 'rows');<br>227 ColDuplicate = \text{sum}(\text{matts}(\text{UniqueRowides:}) \tilde{=} 0.5)\text{ColDuplicate} = \text{sum}(\text{matts}(\text{UniqueRowIdcs},)) = 0,2);228
229% Repeat by the number of loss data of each design point
230 Po = repelem(Po(UniqueRowIdcs), ColDuplicate);<br>231 fs = repelem(fs(UniqueRowIdcs), ColDuplicate);
   231fs = repelem ( fs (UniqueRowIdcs) ,ColDuplicate); 232Vppeak = repelem(Vppeak(UniqueRowldcs), ColDuplicate);
233 Vspeak = repelem (Vspeak (UniqueRowIdcs), ColDuplicate);
234 Vinsulation_max = repelem (Vinsulation_max (UniqueRowIdcs), ColDuplicate);<br>235 matno_record = repelem (matno_record (UniqueRowIdcs), ColDuplicate);
   235matno..record = repelem (matno.record (UniqueRowldcs) , ColDuplicate);
236 ui = repelem (ui(UniqueRowIdcs), ColDuplicate);
237BSAT = repelem(BSAT(UniqueRowIdcs) , ColDuplicate);
238H = repelem(H(UniqueRowIdes) ,ColDuplicate);
239W = repelem (W( UniqueRowldcs) ,ColDuplicate);
240 Ve = repelem (Ve(UniqueRowIdcs), ColDuplicate);
241Ac = repelem(Ac(UniqueRowIdcs) ,ColDuplicate);
242Le = repelem(Le(UniqueRowIdcs) ,ColDuplicate);
243XcoreIndex = repelem (XcoreIndex (UniqueRowIdcs), ColDuplicate);
244PriW = repelem(PriW(UniqueRowIdcs) ,ColDuplicate);
245 PriH = repelem (PriH (UniqueRowIdcs), ColDuplicate);
246 SecW = repelem (SecW(UniqueRowIdcs), ColDuplicate);
247SecH = repelem(SecH(UniqueRowIdcs) ,ColDuplicate);
248XcoreCoreShapeIndex = repelem (XcoreCoreShapelndex (UniqueRowldcs) ,ColDuplicate);
249
250Np = repelem(Np(UniqueRowIdcs) ,ColDuplicate);
251Mlp = repelem(Mlp(UniqueRowIdcs) ,ColDuplicate);
252MIs = repelem(Mls(UniqueRowIdcs) ,ColDuplicate);
253% Reformat loss data into one non-zero vector
254 matfs = nonzeros(reshape(mats(UniqueRowIdcs,:) ', [] , 1));255\text{ K1 = nonzeros} (reshape (K1)(UniqueRowldcs,:)', [],1));
256 \text{ beta } = \text{ nonzeros} (\text{reshape}(\text{beta}(\text{UniqueRowIdcs},:)^{\prime}, [] , 1))256<sup>ord</sup> beta = nonzeros (reshape (beta (UniqueRowIdcs,:)',[],1));<br>257ord alpha = nonzeros (reshape (alpha (UniqueRowIdcs,:)',[],1));
258
259if (isempty(Po))
y = 0;261else
262%Repeat elements by Primary Wire Number of Strands
263 skindepth = 1./sqrt(pikfs*u0/rou);264 %ds = max(skindepth , MinLitzDia*ones(size(skindepth))); % take the skin depth litz<br>265 ds = MinLitzDia*ones(size(skindepth));
         265ds = MinLitzDia*ones(size(skindepth));
266 MinPriNstrands = floor((Po*2/etaXfmer./Vppeak/Jwmax)./(pi*ds.^2/4)) + 1;<br>267 MaxPriNstrands = floor((Po*2/etaXfmer./Vppeak/Jwmax*1.0)./(pi*ds.^2/4))\text{MaxPriNstrands} = \text{floor}((\text{Po}*/2/\text{eta})/\text{O}) \cdot \text{P}(\text{p}*/2/\text{phi}) + 1;268
269Po = repelem (Po, [ MaxPriNstrands - MinPriNstrands + 1]);
270<br>271fs = repelem(fs ,[MaxPriNstrands - MinPriNstrands + 1]);<br><b>271 VDDeak = repelem(VDDeak | MaxPriNstrands - MinPriNstrand
         271Vppeak = repelem (Vppeak, [ MaxPriNstrands - MinPriNstrands + 1]);
272Vspeak = repelem (Vspeak ,[ MaxPriNstrands - MinPriNstrands + 1]); 273Vinsulation-max = repelem (Vinsulation-max ,[ MaxPriNstrands - MinPriNstrands + 1]); \text{matno\_record} = \text{replement}(\text{matno\_record}, [\text{MaxPriNstrands} - \text{MinPriNstrands} + 1])275ui = repelem (ui ,[ MaxPriNstrands - MinPriNstrands + 1]) ;
276BSAT = repelem (BSAT, [ MaxPriNstrands - MinPriNstrands + 1]);
277 H = \text{replem}(H, [\text{MaxPriNstrands} - \text{MinPriNstrands} + 1]);
278 W = \text{replem}(W, \{MaxPriNstrands - MinPriNstrands + 1\});
```

```
\begin{array}{ll} \text{{\sc Y9}} & \text{{\sc Ve}} = \text{replelem}\left(\text{Ve},\left[\text{MaxPrINstrands}\ -\ \text{MinPrINstrands} \ +\ 1\right]\right);\\ \text{Ac} = \text{replelem}\left(\text{Ac},\left[\text{MaxPrINstrands}\ -\ \text{MinPrINstrands} \ +\ 1\right]\right);\\ \text{Le} = \text{replelem}\left(\text{Le},\left[\text{MaxPrINstrands}\ -\ \text{MinPrINstrands} \ +\ 1\right]\right);\\ \text{XcoreIndex} = \text{replelem}\left(\text{XcoreIndex}\ ,\left[\text{MaxPrINstrands}\ -\ \text{MinPrINstrandsMinPriNstrands + 1])
   288
   \begin{array}{ll} \text{Np = repelem (Np, [MaxPriNstrands - MinPriNstrands + 1]);}\\ \text{Mlp = repelem (Mlp, [MaxPriNstrands - MinPriNstrands + 1]);}\\ \text{Mls = repelem (Mls, [MaxPriNstrands - MinPriNstrands + 1]);}\\ \text{mats = repelem (mats, [MaxPriNstrands - MinPriNstrands + 1]);}\\ \text{K1 = repelem (K1, [MaxPriNstrands - MinPriNstrands + 1]);}\\ \text{beta = repelem (beta, [MaxPriNstrands - MinPriNstrands + 1]);}\\ \text{alpha = repelem (alpha, [MaxPriNstrands - MinPriNstrands + 1]);}\\MaxPriNstrands) ,1) 297
  298 %Repeat elements by Secondary Wire Number of Strands<br>
299 skindepth = 1./ sqrt(pi*fs*u0/rou);
  300 ds = MinLitzDia*ones (size (skindepth));<br>301 MinSecNstrands = 19*ones (size (skindept)
  301MinSecNstrands = 19* ones(size (skindepth)) ;%178-5790 has 19 strands. 302MaxSecNstrands = 19*ones( size (skindepth)) ;%178-5790 has 19 strands. 303
  304 Po = repelem(Po,[MaxSecNstrands - MinSecNstrands + 1]);<br>
{}^{305} fs = repelem(fs,[MaxSecNstrands - MinSecNstrands + 1]);<br>
{}^{306} Vppeak = repelem(Vppeak,[MaxSecNstrands - MinSecNstrands + 1]);
 \begin{tabular}{c|c|c} \hline & \multicolumn{3}{c}{\textbf{307}} & \multicolumn{2}{c}{\textbf{Vspeak = repelen (Vspeak}, \frac{1}{NaxSecNstrands - MinSecNstrands + 1)}$;}\\ \hline & \multicolumn{2}{c}{\textbf{Wansulation} max = repelen(m(Vinsulation).max, \frac{1}{NaxSecNstrands - MinSecNstrands + 1)}$;}\\ \hline & \multicolumn{2}{c}{\textbf{mation} - record = repelen(maton\_record, \frac{1}{NaxSecNstrands + MinSecNstrands + 1)}$;}\\ \hline & \multicolumn{2}{c}{\textbf{11}} & \multicMinSecNstrands + 1]) 323
 \begin{array}{ll} \text{NP} = \text{repelem (Np, [MaxSecNstrands - MinSecNstrands + 1]);}\\ \text{MP} = \text{repelem (Mlp, [MaxSecNstrands - MinSecNstrands + 1]);}\\ \text{Mls} = \text{repelem (Mls, [MaxSecNstrands - MinSecNstrands + 1]);}\\ \text{matfs} = \text{repelem (matfs, [MaxSecNstrands - MinSecNstrands + 1]);}\\ \text{K1} = \text{repelem (K1, [MaxSecNstrands - MinSecNstrands + 1]);}\\ \text{beta} = \text{repelem (beta, [MaxSecNstrands - MinSecNstrands + 1]);}\\ \text{alpha} = \text{repe333
334% Recalculate several parameters 335 k = Vspeak. /Vppeak; 336 Ns = round (Np.*k) +1;
337 % Primary current (A) 338 Iprms = Po/etaXfmer./(Vppeak/sqrt(2));<br>
339 Ippeak = Iprms*sqrt(2);<br>
340 % Secondary current (A)
340% Secondary current (A) 341 Isrms = Po./(Vspeak/sqrt (2)); 342 Ispeak = Isrms*sqrt (2) ;
```

```
343 skindepth = 1./sqrt(p i * fs * u0/rou);344 ds = MinLitzDia*ones (size (skindepth))
345
346% Calculate core loss (W)
347
348% Peak flux , this corresponds to peak to peak flux density
349 lamda = Vppeak./pi./fs;
350 % Equivalent load resistor
351 Rload = Vspeak .* Vspeak ./2./Po;<br>352 % Input power (W)
       352 % Input power (W)
353 Pin = Po./etaXfmer;
354% Maximum total loss allowed (W)
355 Ploss_est = Pin - Po;
356 % Window area (m)
357 Wa = H.*W;
358 % Core volume (m3)
359 Vcore = Ve;
360 % Core weight (g)
361 Wcore = Vcore .* CoreDensity;<br>
\% Calculate Bmax (T)
       362 % Calculate Bmax (T)
363 Bm = lamda. / (2.*Np.*Ac);
364% Calculate core loss (W)
365Pcore = CoreLossMultiple.* Vcore.*K1.* fs .^ alpha.*Bm.^ beta;
366
367 % Wire
       \% -
368
369 % Primary wire diameter (m)
370 Pri_WireSize = sqrt(Pri_Nstrands.* pi.*ds.^2./4./ LitzFactor./pi).*2;371 % Primary wire diameter (m) including the insulation layer
372Pri.FullWireSize = PriWireSize + (Vppeak./dielectricstrength-insulation).*2;
373 % Secondary wire diameter (m)
374 Sec<sub>-</sub>WireSize = sqrt(Sec-Nstrands.*pi.*ds.^2./4./ LitzFactor./pi).*2;375 % Secondary wire diameter (m) including the insulation layer
376 Sec_FullWireSize = Sec_WireSize + (Vspeak./dielectriestrength_invaluation / 2) .*2; %100% dielectric strength , similar with Rubadue data
377 % For 178-5790 only
378Sec<sub>-FullWireSize = 1.016./1000*ones(size);</sub>
379CopperPacking = (pi .* PriWireSize. 2.*Np./4 + pi.* Sec-WireSize. 2.*Ns/2./4) ./(H.*
           W);
380OverallPacking = (pi.*Pri.FullWireSize.^2.*Np./4 + pi.*SecFullWireSize.^2.*Ns
           /2./4)./(H.*W);
381
382 % Winding structures of each windings
383 
384% Core insulation thickness needed
385 CoreInsulationThickness = Vinsulation<sub>-max</sub> ./dielectricstrength<sub>-</sub>insulation;
386 % Total length of first layer of winding
387 % Primary turns per layer
388 Pri_PerLayer = floor(Np./Mlp);
389 % Secondary turns per layer
390Sec.PerLayer = floor (Ns./Mls); %start with E core
391
392 % Winding pattern of secondary
393 % For ER, only allow center leg winding
394 switch Winding_Pattern
395 case 1 % center leg<br>396 6 % Secondary tu
               396 % Secondary turns per layer
397 Sec<sub>-</sub>PerLayer = floor (Ns./Mls);
398 % Number of rows in section 1, co-center with primary
399 Ns_groupl = floor ((H - 2*CorelnsulationThickness)./Sec_FullWireSize);
400 \text{Ns\_group2} = \text{zeros}(\text{size}(\text{Ns\_group1}));Ns_{\texttt{-group3}} = \texttt{zeros}(\texttt{size}(\texttt{Ns_{\texttt{-group1}}}));402 Ns_group4 = zeros(size (Ns_group1));<br>403 % Supposed secondary winding number
               403% Supposed secondary winding number if wind as mentioned above
404 SupposeNs = Ns-groupl.*Mls;
405 WG Total length of windings
406TLp = Np.*2.*(PriW + PriH + 4*CoreInsulationThickness + 2.*Mlp.*
                    Pri_FullWireSize);
```

```
407TLs = Ns.*2.*(PriW + PriH + 4*Mlp.* PriFullWireSize + 8*
 CoreInsulationThickness + 2.*Mls.*Sec_FullWireSize);<br>
% Recalculate XcoreCoreShapeIndex = 2, ER cores<br>
SelecIndex = find(XcoreCoreShapeIndex = 2);<br>
TLp(SelecIndex) = 2.*pi.*Np(SelecIndex).*(PriW(SelecIndex)./2 +
                                     CoreInsulationThickness ( SelecIndex) + 0.5.*Mlp(SelecIndex).*
                                    Pri-FullWireSize (SelecIndex)); 411TLs(SelecIndex) = 2.*pi.*Ns(SelecIndex) .*(PriW(SelecIndex)./2 + Mlp( SelecIndex) .* Pri.FullWireSize (Seleclndex) + 2* CoreInsulationThickness
 (SelecIndex) + 0.5.*Mis(SelecIndex).*Sec<sub>-FullWireSize(SelecIndex));<br>case 2 %double leg</sub>
 Www.Winding pattern<br>
413<br>
2007 Winding pattern<br>
5 Sec_PerLayer = floor (Ns./2./Mls);<br>
3 Winding on double leg<br>
417<br>
Ns_group1 = zeros (size (Sec_PerLayer)); % does not wind on center leg<br>
Ns_group2 = floor ((W - 3* CoreIns
 419Ns-group3 = floor ((H - 2*CoreInsulationThickness - 2*Mls.*
 Sec<sub>-FullWireSize)</sub>./Sec<sub>-FullWireSize</sub>);<br>Ns<sub>-group4</sub> = Ns_{\text{group2}};
 421 SupposeNs = Ns\text{-group1.*Ms} + Ns\text{-group2.*Ms} + Ns\text{-group3.*Ms} + Ns\text{-group4}}<br>
\text{\textcircled{*Mls}};<br>
\text{\textcircled{*}5} \text{\textcircled{*}5} \text{\textcircled{*}7} and length of windings
 422 <sup>422</sup> \% Total length of windings<br>
\text{T L p} = \text{N p. * 2. * (Priv + PriH + 4* CoreInsulationThichness + 2. * Mlp. *<br>\nPri_FullWireSize};T\text{Ls} = \text{Ns}.*2.*(\text{SecW + SecH + 4*Corelnsulation}Sec<sub>-FullWireSize</sub>):
 425 otherwise
 426 disp ('Wrong winding pattern');<br><sup>427</sup> end
 428
 429% Calculate leakage inductance (not verified or used in this code) 430Lg = uO.*(W - Mls.*Sec-FullWireSize - Mlp.*PriFullWireSize).*SecH./H; %in Henry
 431Xg = 2.*pi.* fs.*Lg;
 432 R<sub>-pri</sub> = Rload./Ns.^2;433Lg.Lc-ratio = (W - 2.* CorelnsulationThickness - Mls.* SecFullWireSize - Mlp.* Pri.FullWireSize).*Le./ui./SecH./H;
 real_ratio = 1../(1 + \text{Lg-Lc-ratio} + \text{Xg.}/\text{R-pri});
 436% Calculate Copper Loss
 437 
 438 PriKlayer = sqrt(pi.*Pri.Nstrands).*ds./2./(Pri.WireSize);Pri_xp = ds./2./skindepth.*sqrt(pi.*PriKlayer);<br>
SecKlayer = sqrt(pi.*Sec_Nstrands).*ds./2./(Sec_WireSize);<br>
Sec_xp = ds./2./skindepth.*sqrt(pi.*SecKlayer);<br>
Pri_Rdc = rou.*TLp./(pi.*Pri_WireSize.^2./4);<br>
Sec_Rdc = rou.*T
Pri_Fr = Pri_xp *(\sinh(2)*Pri_xp) + \sin(2)*Pri_xp))./(cosh(2.*Pri_xp) - cos(2.*<br>Pri_xp)) + 2.*(Mlp.~2.*Pri_Nstrands - 1)./3.*(sinh(Pri_xp) - sin(Pri_xp))./(cosh(Pri_xp) + cos(Pri_xp)));
445 Pri<sub>-Rac</sub> = Pri<sub>-Rdc</sub>.*Pri<sub>-Fr;</sub>
446<br>
\text{Sec\_Fr} = \text{Sec\_xp} * ((\sinh(2 * \text{Sec\_xp}) + \sin(2 * \text{Sec\_xp})) . / (\cosh(2 * \text{Sec\_xp}) - \cos(2 * \text{Sec\_xp})) + 2 * (\text{Mls}.^2 * \text{Sec\_Nstrands} - 1) . / 3 * (\sinh(\text{Sec\_xp}) - \sin(\text{Sec\_xp})) . / (\cosh(\text{Sec\_xp}) + \cos(\text{Sec\_xp})) ;<br>
\text{Sec\_Rac} = \text{Sec\_Rdc} * \text{Sec\_Fr};<br>
\text{People} = (\text{Iprms}.^2 * \text{Pri\_Rac} + \text{Isrms}.^2 * \450% Calculate temperature rise 451 
Rth = 16.31.*1e-3.*(Ac.*Wa).^{\circ}(-0.405);T\text{afterloss} = \text{Rth}.*(\text{People} + \text{Pcore}) + 25;455% Calculate the weight 456 
457Weight Pri.copper = pi .* PriWireSize.^ 2./4.*TLp.* CopperDensity; 458WeightPriInsu = pi.*(Pri.FullWireSize.^2 - PriWireSize.^2)./4.*TLp.*
```

```
WirelnsulationDensity ;
459 WeightSec_copper = pi.*Sec_WireSize.^2./4.* TLs.* CopperDensity;460 WeightSec-Insu = pi.*(SecFullWireSize.^2 - Sec.WireSize.^2)./4.*TLs.*
           WireInsulationDensity;
461 WeightCore.Insu = (2.*H.*(PriW + 2*PriH) + 4.*W.*(PriW + 2*PriH) + H.*(2*PriW 
           2*PriH)) .* CoreInsulationThickness .* CoreInsulationDensity;
462% Recalculate XcoreCoreShapeIndex == 2, ER cores
463 SelecIndex = find (XcoreCoreShapeIndex = 2);464WeightCore-Insu(Seleclndex) = (sqrt (2)*pi*H(SelecIndex) .*PriW(SelecIndex) 
465 sqrt (2)*pi*2*W( Seleclndex) .*PriW(SelecIndex) + H(SelecIndex)*pi .*PriW(
                SelecIndex) ) .* CoreInsulationThickness ( SelecIndex ) . * CoreInsulationDensity;
466 TotalWeight = Wcore + WeightPri_copper + WeightSec_copper + WeightPri_Insu + ...
467WeightSecInsu + WeightCore.Insu;
468
469% Filter good designs
470 
       \%|471| B_index = find (Bm < BSAT*BSAT_discount);
472 P-loss-index = find(Pcopper + Pcore <= Ploss-est);
473 Tafterloss.index = find (Tafterloss <= Tmax);
474 Tmin-index = find(Tafterloss >= Tmin);
475 TotalWeight..index = find(TotalWeight < MaxWeight);
476
477OverallPackingmin.index = find (OverallPacking >= minpackingfactor);
478OverallPackingmax.index = find (OverallPacking <= maxpackingfactor);
479
480 Mlp-index = find (Mlp.* Pri-FullWireSize <=W- 3*CorelnsulationThickness);
481 Pri-PerLayer...index = find(PriPerLayer.*Pri.FullWireSize < H - 2*
           CoreInsulationThickness) ;
482% make sure pri and sec has enough insulation in between
483 switch Winding_Pattern
484 case 1 %center leg
485 Mls-index = find (Mls.* SecFullWireSize + Mlp.*Pri-FullWireSize <=W- 3*
                    CoreInsulationThickness) ;
486 case 2 % double leg , Ns2 or Ns4 together with primary fits in the window
                width, Ns3 and primary also fits in the window width
487Mls.index = intersect (find(Nsgroup2.*Sec..FullWireSize + Mlp.*
                    Pri_FullWireSize \leq W - 3*CorelnsulationThickness)...
488find (Ns.group3.* Sec.FullWireSize + Mlp.* Pri.FullWireSize <= W - 3*
                        CoreInsulationThickness))
489 otherwise
490 disp ('Winding pattern does not meet Mls requirement');
491 end
492
493% Secondary winding index
\begin{bmatrix} 494 \\ \text{Ns\_group1_index} = \text{find}(Ns\text{-group1} \geq 0); \end{bmatrix}\begin{aligned} \text{Assymmetry:} \quad \text{Ns\_group2_index} = \text{find} \left( \text{Ns\_group2} \geq 0 \right); \end{aligned}496 Ns_group3_index = find (Ns_group3 >= 0);
497 Ns_group4_index = find (Ns_group4 >= 0);
498 SupposeNs.index = find (SupposeNs >= Ns);
499
500 Index_Meet_All = intersect (B_index, P_loss_index);
501 Index_Meet_All = intersect (Index_Meet_All, Tafterloss_index);
502 Index_Meet_All = intersect (Index_Meet_All, Tmin_index);
503<sup>|</sup> Index_Meet_All = intersect (Index_Meet_All, TotalWeight_index);
504 Index_Meet_All = intersect (Index_Meet_All, OverallPackingmin_index);
505 Index<sub>-</sub>Meet<sub>-All</sub> = intersect (Index<sub>-Meet-All</sub>, OverallPackingmax<sub>-</sub>index);
506 Index_Meet_All = intersect (Index_Meet_All, Mlp_index);
507 Index_Meet_All = intersect (Index_Meet_All, Pri_PerLayer_index);
508 Index_Meet_All = intersect (Index_Meet_All, Mls_index);
509 Index_Meet_All = intersect (Index_Meet_All, Ns_groupl_index);
510 Index_Meet_All = intersect (Index_Meet_All, Ns_group2_index);
511 Index_Meet_All = intersect (Index_Meet_All, Ns_group3_index);
512 Index<sub>-</sub>Meet<sub>-All</sub> = intersect (Index<sub>-</sub>Meet<sub>-All</sub>, Ns<sub>-group4<sub>-</sub>index);</sub>
513 Index_Meet_All = intersect (Index_Meet_All, SupposeNs_index);
514
515% Sort by total weight and keep only the lightest one
516 
\frac{516}{517} [WeightSort , SortIndex] = sort (TotalWeight (Index_Meet_All));
```


Listing **J.6:** Code to simulate the weight of the resonant inductor (called in List **J.4)**

¹**%** This code is to design inductor based on off the shelf cores

- ²**%** for certain sets of electrical requirements.
- **³%** Assumptions:
- ⁴**%** Sine wave on the input and output
- ⁵ % . Model core loss using standard steimetz equation

```
61% . Model copper loss with full Dowell equations
\overline{7}\beta function y = Ecore_actual\_EEER_inductor_LCC(raw, raw1, raw2, raw3, raw4, raw5,...
9 Vin<sub>-</sub>range, G<sub>-</sub>range, Po<sub>-</sub>range, fs<sub>-</sub>range, Ls<sub>-</sub>range, Imax<sub>-</sub>range, Winding<sub>-</sub>Pattern,...
10 LCC<sub>-</sub>Q, LCC<sub>-</sub>f0, LCC<sub>-</sub>A, LCC<sub>-</sub>K, LCC<sub>-</sub>RT, LCC<sub>-</sub>L<sub>s</sub>, LCC<sub>-</sub>C<sub>s</sub>, LCC<sub>-</sub>Cp, LCC<sub>-</sub>GT)
11
12% Lowest allowed transformer efficiency
13etaInductor = 0.98;
14% Max allowable temperature (C) 15 Tmax = 90;
16 % Min allowable temperature (C)
17 Tmin = 25;
18 % Max allowable current density in the wire (A/m^2)
19 Jwmax = 500*100*100;
20% Minimal litz diameter one can get (m)
21 MinLitzDia = 0.05024/1000; %AWG44, 0.0316 is AWG48, %0.03983 is AWG46
22% Dielectric strength of the insulation material (V/m) , discount 50%
23 dielectricstrength_insulation = 0.5*200*1000*100; % TEFLON
24% minimal air gap (m)
25 \text{ mingap} = 10e-6;26
27 % Minimum allowable core cross section radius (m)
28 MinWinding = 1;
29 % Maximum turns
30 MaxWinding = 100;
*31 % Incremental winding
32 IncreN = 1;
33 % Maximum layer of winding
34 MaxMl = 5;
35 % Incremental layers
36IncreMl = 1;
37 % Minimal wire diameter (m)
38MinWireSize = 0.079/1000; %AWG28, 0.35 am is AWG29, 0.079 is AWG40
39 % Maximum allowable weight (g)
40 MaxWeight = 1000;
41% g/m3, density of the core
42 CoreDensity = 4.8*1000*1000;
43% g/m3, density of copper
44 CopperDensity = 8.96*1000*1000;
45% g/m3, density of core insulation materials
46 CoreInsulationDensity = 2.2*1000*1000; %TEFLON
47% g/m3, density of wire insulation materials
48 WireInsulationDensity = 2.2*1000*1000; %I7EFLON
49
50 % all discount factors
51 % Bmax discount factor
52BSAT_discount = 0.75;
53 % Actual core loss is always higher than the calculated 
54 CoreLossMultiple = 1.0;
55 % Maximum packing factor (copper area compared with total window area)
56 maxpackingfactor = 0.7;
57 % Minimum packing factor
58minpackingfactor = 0.01;
59 % Winding factor of litz wire , assuming only 80% of wire size is copper
60 LitzFactor = 0.8;
61 % Weight of bobbin as a faction of the core insulation
62BobbinWeightFactor = 0.5;
63
64% Save design results
65 Design_inductor = \text{zeros}(1, 42);
66 % Electrical constants. Normally there is no need to change
67% ohm*m, resistivity of copper at 100C
68 \text{rou} = 2.3*1e-8;69 % /(ohm*m) , conductivity of copper
70 sigma = 1/rou;
71% HA/m2, permeability of freespace
72 \text{ u0} = 4 * \text{pi} * 10^(-7);73 % F/m, permittivity of freespace
```

```
74 \text{ ebs10} = 8.854*1e-12;<br>75 \text{ }\% \text{ MAN BODY OF THE}% MAIN BODY OF THE CODE STARTS FROM HERE
 76 
 77% Read the material properties to get the P at different B and F map from 78% the CoreLossData. xlsx file
 79% This map will be used to calculate core loss later on
 [ml,n1] = size(raw1);81 \over 82 \over \text{XCoreMAT} = \text{raw1}(2:\text{m1},2);<br>82 \over \text{XCoreFreq} = \text{cell2mat}(\text{raw})XCoreFreq = cell2mat(raw1(2:m1,3:n1));83[ml,nl] = size(raw2);
 84 \mid XCoreBfield = cell2mat(raw2(2:m1,3:n1));\begin{bmatrix} 85 \\ 86 \end{bmatrix} \begin{bmatrix} m1, n1 \end{bmatrix} = \begin{bmatrix} size (raw3) \\ XCorePloss = cell2mat \end{bmatrix}86 XCorePloss = cell2mat(raw3(2:m1,3:n1));<br>87 [m1,n1] = size(raw4);
    [m1,n1] = size(raw4);88XCoreBSAT = cell2mat(raw4(2:ml,3:nl));
 89[ml,nl] = size(raw5);
 90XCoreMU = cell2mat (raw5(2:ml,3:nl));
 91
 92% Constant
 93 Pbar = 500; %500mW/cm3
 94PFfactor = 1; 
 95
 96% Draw out Pv plot vs B then interpolate
 97 NoMat = m1-1;
 98Ball = 0.001:0.001:1;
 99MATcolorvector = rand(NoMat,3)
100 FreqFlag = zeros (size (1:1:NoMat));
101for i = 1:1:NoMat
102<br>DataSheetFreq = XCoreFreq(i, "isnan(XCoreFreq(i, :)));<br>NoFreq = length(DataSheetFreq)/2;
         103NoFreq = length (DataSheetFreq) /2;
104 colorvector = \text{rand}(\text{NoFreq}, 3);<br>
105 for j = 1:1:\text{NoFreq}for j = 1:1:NoFreq106<sup>m</sup> \%Pv = ConstantA* Bfield+ConstantB
107ConstantA (i , j ) = ( log 10 (XCorePloss (i ,2* j )) - log10 (XCorePloss (i ,2* j -1))) /(
                    log 10 (XCoreBfield (i ,2* j )) - log10 (XCoreBfield (i ,2* j -1)) ) ;
108ConstantB(i , j) = log10(XCorePloss(i,2*j)) - ConstantA(i , j )*log10(XCoreBfield(
                   i ,2*j));
109<br>109B-atPv_500(i, j) = 10^{\circ}((\log 10 (Pbar) - \text{ConstantB}(i, j)))/\text{ConstantA}(i, j)); % in T<br>F-atPv_500(i, i) = \text{DataSheetFree}(2 * i - 1): % in Hz
110<br>111F-atPv-500(i, j) = DataSheetFreq (2 \cdot j - 1); % in Hz<br>PF-atPv-500(i, j) = B-atPv-500(i, j) * F atPv 500(i)
              PF_attPv_500(i, j) = B_attPv_500(i, j)*F_attPv_500(i, j)*PFfactor;112
113<br>
if (abs(fs_range - F_atPv_500(i, j))./fs_range \leq 0.4)<br>
Freq Flag(i) = 1:
                    FreqFlag(i) = 1;115 end
116%Steinmetz
117if (j > 1)
118beta_range(i,j) = \log 10(XCorePoss(i,2*j)/XCorePloss(i,2*j-1))/\log 10(XCoreBfield (i, 2 * j) / XCoreBfield (i, 2 * j -1));119%Third point
120 XCorePloss_3rd(i,j) = 10.^{\circ}(ConstantA(i,j-1)*log10(XCoreBfield(i,2*j)) +
                         ConstantB(i, j-1)<sup>(i, j-1)</sup>
121 alpha_range(i, j) = \log 10(XCorePoss2rd(i,j)/XCorePoss(i,2*j))/\log 10DataSheetFreq(2 * j - 3)/DataSheetFreq(2 * j - 1); %(f2/f1)^{\dagger}alpha = P2/P1;
122 K1_range(i,j) = XCorePloss(i,2*j)/(XCoreBfield(i,2*j)^theta_range(i, j))/(DataSheetFreq(2*j-1)^alpha_range(i,j)); %mW/cm3
123%Repeat frequency 2's steinmetz parameter for frequency 1 if (j = 2)125<br>126beta_range(i, \mathbf{j}-1) = beta_range(i, \mathbf{j});<br>126beta_range(i, \mathbf{i}-1) = alpha_range(i)
126<br>127alpha_range (i, j - 1) = alpha_range (i, j);<br>127alpha.range (i, i - 1) = XCorePloss (i 2 * i - 2)
                         1 - \text{range}(i, j - 1) = X \text{CorePloss}(i, 2 \cdot j - 2) / (X \text{CoreBfield}(i, 2 \cdot j - 2))beta\_range(i, j-1) /(DataSheetFreq (2 * j - 3) alpha<sub>-range</sub> (i, j-1));
128 end
129 end
130 end
131 end
132% Core size
133[m1,n1] = size (raw);134 TransformerCoreIndex = \text{cell2mat}(\text{raw}(3:m1,1));
```

```
135XcoreVe = cell2mat (raw (3:m1,3) ) /(1000^3); % in m
136 XcoreAe = \text{cell2mat}(\text{raw}(3:m1,4)) / (1000^2);
137XcoreLe = cell2mat (raw (3:ml,5) ) /1000;
138 XcoreCoreShapeIndex = \text{cell2mat}(\text{raw}(3:m1,6));139XcorePriW = cell2mat (raw (3:ml,8) ) /1000;
140 XcorePriH = cell2mat (raw (3:ml,9) ) /1000;
141 XcoreWindowW = cell2mat (raw (3:ml,12)) /1000;
142 XcoreWindowH = 2*cell2mat (raw(3:m1,13) ) /1000;
143 ShuffleIndex = 1:1: length (TransformerCoreIndex);<br>144 %
144 
145 % DESIGN STARTS FROM HERE
146
147 CoreMatIndexSweep = find (FreqFlag); % Limit to core materials based on frequency
148
149% Vectorize the design space
150[Po, fs ,Vin ,G, Ls, Imax, matno-record , ShuffleXcoreIndex ,Np, Mlp] = ndgrid (Po-range 
        fs.range , Vin-range ...
151G-range , Ls-range , Imax-range , CoreMatIndexSweep , ShuffleIndex , MinWinding: IncreN:
            MaxWinding, 1: IncreaseM1:MaxM1);152
153 Po = \text{reshape}(\text{Po},[], 1);
154 fs = reshape(fs, [], 1);
155<sup>|</sup> Vin = \text{reshape}(\text{ Vin}, [], 1);
156 |G =reshape (G, [], 1) ;
157 Ls = \text{reshape}(Ls, [], 1);
158| Imax = \text{reshape}(\text{Imax},[], 1);
159 Vinsulation_max = Vin.*G;
160 matno-record = \text{reshape}(\text{matno\_record},[], 1);
161ShuffleXcoreIndex = reshape ( ShuffleXcoreIndex ,[] ,1) 162 Np = reshape (Np,[] ,1) ;
163 Mlp = \text{reshape (Mlp,[]}, 1);
164 ui = XCoreMU(matno_record);
165 BSAT = XCoreBSAT(matno_record);
166
167Ve = XcoreVe(ShuffleXcorelndex); % in cm
168 Ac = XcoreAe(ShuffleXcoreIndex);
169W = XcoreWindowW( ShuffleXcoreIndex);
170 H = XcoreWindowH(ShuffleXcorelndex);
171Le = XcoreLe(ShuffleXcoreIndex);
172 PriW = XcorePriW(ShuffleXcoreIndex);
173 PriH = XcorePriH(ShuffleXcoreIndex);
174 XcoreIndex = TransformerCoreIndex ( ShuffleXcoreIndex);
175<sup>|</sup>XcoreCoreShapeIndex = XcoreCoreShapeIndex(ShuffleXcoreIndex);
176
177 % Inductance and air gap
178 Vpri = Vin.*G;
179|L = Ls;180 airgap = u0.*Ac.*Np.^2./L - Le./ui;181
182 % Eliminate some elements based on dimension rule and BSAT rule
183<sup>keepAirGap = intersect (find (airgap \geq mingap), find (airgap \leq 0.2*Le));</sup>
184 ue = ui./(1+ui.*airgap./Le);
185 Bm_dummy = u0.*Np.*\text{Imax./} Le.*ue; \%T186 Keep_Bmindex = find (Bm_dummy < BSAT*BSAT_discount);
187 KeepIndex = intersect (KeepAirGap, Keep<sub>-</sub>Bmindex);
188
189 Po = Po(KeepIndex);
190 fs = fs (KeepIndex);
191 Vin = Vin (KeepIndex);
192 Vpri = Vpri(KeepIndex);
193Imax = Imax(KeepIndex);194 Vinsulation_max = Vinsulation_max (KeepIndex);
195] matno_record = matno_record (KeepIndex);
196ui = ui(KeepIndex);
197 BSAT = BSAT(KeepIndex);
198
199 PriW = PriW(KeepIndex);
200 PriH = PriH(KeepIndex);
```

```
201 H = H(KeepIndex);
202 W = W(KeepIndex);
203 Ac = Ac(Keeplndex);
204 Le = Le(KeepIndex);
 205 Ve = Ve(KeepIndex);
206Np = Np(KeepIndex);
207 Mlp = Mlp(KeepIndex);
208 \mid L = L(Keeplndex);
 209 airgap = \text{airgap} (KeepIndex);
210 XcoreIndex = XcoreIndex (KeepIndex);
211XcoreCoreShapeIndex = XcoreCoreShapelndex (KeepIndex);
212
213% Find core loss property that 's none zero around the required frequency for each
           design group
214 FsnoNonzero = F_atPv_500(matno_record,:) > 0;
215 FsnoIndex = abs (fs - F<sub>-</sub>atPv<sub>-500</sub> (matno-record ,:))./fs \leq 0.4;
216matfsIndex = FsnoNonzero .* FsnoIndex;
217matfs = F.atPv.500(matno-record :) .*matfsIndex;
218K1 = K1..range( matno-record ,:) .*matfslndex*1000; %convert from nW/cm3 to W/m3 219 alpha = alpha_range (matno_record ,:) .* matfsIndex;<br>220 beta = beta_range (matno_record .:) .* matfsIndex:
    beta = beta_range (matno_record ,:) .* matfsIndex;
221[rowIdcs, colIdcs] = find (matfs > 0);
222
223% Find the indices of unique values in rowIdcs 224[ UniqueRowIdcs , ind ] = unique (rowIdcs , 'rows ') ; 225| ColDuplicate = \text{sum}(\text{matts}(\text{UniqueRowIdcs} ;))^2=0,2);226
227% Repeat by the number of loss data of each design point
228 Po = repelem (Po(UniqueRowIdcs), ColDuplicate);
229 fs = repelem (fs (UniqueRowIdcs), ColDuplicate);
230 Vin = repelem (Vin (UniqueRowIdcs), ColDuplicate);
231 Vpri = repelem (Vpri (UniqueRowldcs), ColDuplicate);<br>232 Imax = repelem (Imax (UniqueRowldcs), ColDuplicate);
    Imax = repelem(Imax(UniqueRowIdcs), ColDuplicate);
233<sup>233</sup>Vinsulation_max = repelem(Vinsulation_max(UniqueRowIdcs),ColDuplicate);<br>234|matno_record = repelem(matno_record(UniqueRowIdcs),ColDuplicate);
235ui = repelem(ui(UniqueRowldcs), ColDuplicate);
236BSAT = repelem(BSAT(UniqueRowldcs), ColDuplicate);<br>237PriH = repelem(PriH(UniqueRowldcs), ColDuplicate);
    PriH = repelem(PriH(UniqueRowIdcs),ColDuplicate);238 PriW = repelem (PriW(UniqueRowIdcs), ColDuplicate);
239 H = repelem (H(UniqueRowIdcs), ColDuplicate);
240W = repelem (W(UniqueRowIdcs) ,ColDuplicate)
241 Ac = repelem (Ac (UniqueRowIdcs), ColDuplicate);
242 Le = replement(Le(UniqueRowIdcs), ColDouble, c);
243 Ve = repsilon(Ve(UniqueRowIdcs), ColDuplicate);244Np = repelem (Np(UniqueRowIdes) ,ColDuplicate);
245Mlp = repelem (Mlp(UniqueRowIdcs) , ColDuplicate)
246L = repelem (L(UniqueRowldcs) , ColDuplicate) ; <sup>247</sup>| airgap  =  repelem(airgap(UniqueRowIdcs), ColDuplicate);<br><sup>248|</sup> XcoreIndex  =  repelem(XcoreIndex(UniqueRowIdcs), ColDuplicate);
248 XcoreIndex = repelem (XcoreIndex (UniqueRowIdcs), ColDuplicate);<br>
249 XcoreCoreShapeIndex = repelem (XcoreCoreShapeIndex (UniqueRowIdcs), ColDuplicate);<br>
250 % Reformat loss data into one non-zero vector<br>
251 matfs = 
251 matfs = \text{nonzeros} (reshape (matfs (UniqueRowIdcs ,: ) ', [], 1) );<br>252 K1 = \text{nonzeros} (reshape (K1(UniqueRowIdcs .: ) ', [1, 1) );
    KL = \text{nonzeros}(\text{reshape}(K1(\text{UniqueRowIdcs}, :) \text{'} , [] , 1));253 \text{ beta } = \text{nonzeros}(\text{reshape}(\text{beta}(\text{UniqueRowIdcs}, :), \text{'}, [\text{]}), 1)254 alpha = \text{nonzeros}(\text{reshape}(\text{alpha}(\text{UniqueRowides};:), \text{'}, [\text{]}), 1)255
256%size(Po)
257if (isempty(Po))
258y = 0;
259 else
260%Repeat elements by Primary Wire Number of Strands
261skindepth = 1./sqrt(pi*fs*uO/rou);
262 ds = \text{max}(\text{skindepth}, \text{MinLitzDia*ones}(\text{size}(\text{skindepth}))); % take the skin depth litz<br>
263 ds = \text{MinLitzDia*ones}(\text{size}(\text{skindepth})):
          26:3 ds = MinLitzDia*ones(size (skindepth));
264 MinPriNstrands = floor((\text{Im}x, / \text{Jwmax}) \cdot / (\text{pi} * d \text{s} \cdot 2/4)) + 1;<br>265 MaxPriNstrands = floor((\text{Im}x, / \text{Jwmax} * 1, 0) \cdot / (\text{pi} * d \text{s} \cdot 2/4))\text{MaxPrINstrands} = \text{floor}((\text{Imax./Jwmax}*1.0)./(\text{pix}ds.^2/4)) + 1;266
267Po = repelem(Po,[MaxPriNstrands - MinPriNstrands + 1])
```

```
303
```

```
268<br>269fs = repelem(fs, [MaxPriNstrands - MinPriNstrands + 1]);<br>\frac{1}{269} Vin = repelem(Vin, [MaxPriNstrands - MinPriNstrands + 1]
269 Vin = repelem (Vin, [MaxPriNstrands - MinPriNstrands + 1]);<br>270 Vpri = repelem (Vpri, [MaxPriNstrands - MinPriNstrands + 1]
270<br>
271 Vpri = repelem(Vpri, [MaxPriNstrands - MinPriNstrands + 1]);<br>
Imax = repelem(Imax, [MaxPriNstrands - MinPriNstrands + 1]);271Imax = repelem (Imax, [ MaxPriNstrands - MinPriNstrands + 1]); 272Vinsulation-max = repelem (Vinsulation-max , [ MaxPriNstrands - MinPriNstrands + 1]);
matno-record = repelem(matno-record , [MaxPriNstrands - MinPriNstrands + 1]);<br>
274 ui = repelem (ui , [MaxPriNstrands - MinPriNstrands + 1]);<br>
275 BSAT = repelem (BSAT, [MaxPriNstrands - MinPriNstrands + 1]);
275 BSAT = repelem(BSAT,[MaxPriNstrands - MinPriNstrands + 1])<br>PriH = repelem(PriH ,[MaxPriNstrands - MinPriNstrands + 1])
277 PriW = \text{repelem(PriW}, [MaxPrINstrands - MinPrINstrands + 1])\begin{bmatrix} 278 \\ 279 \end{bmatrix} \begin{aligned} H &= \text{replem (H, [MaxPrisKrands - MinPrisKrands + 1])}; \\ W &= \text{replem (W, [MaxPrisKrands - MinPrisKrands + 1])}; \end{aligned}279<br>
280
280
280
280
280
280
280
280
280
280
280
280
280
280
280
280
280
280
280
280
280
280
280
280
280
280
280
280
280
280
280
280
280
280
280
280
281Le = repelem(Le,[MaxPriNstrands - MinPriNstrands + 1]);
282 Ve = repelem(Ve,[MaxPriNstrands - MinPriNstrands + 1]);<br>283 Np = repelem(Np,[MaxPriNstrands - MinPriNstrands + 1]);
283 Np = repelem(Np, [MaxPrINstrands - MinPrINstrands + 1]);<br>
284 Mlp = repelem(Mlp, [MaxPrINstrands - MinPrINstrands + 1]);285 matfs = replem(mats, [MaxPrINstrands - MinPrINstrands + 1]);
286 KL = \text{replem}(K1, [MaxPrINstrands - MinPrINstrands + 1]);287 beta = repelem(beta, \begin{bmatrix} \text{MaxPr} \\ \text{1} \end{bmatrix} + MinPriNstrands + 1])
288<br>
288 alpha = repelem (alpha , [MaxPriNstrands - MinPriNstrands + 1]);<br>
L = repelem (L. [MaxPriNstrands - MinPriNstrands + 1]);
          L = repelem (L, [MaxPriNstrands - MinPriNstrands + 1]);
290 airgap = \text{replem}(\text{airgap},[\text{MaxPriNstrands - MinPriNstrands + 1}]);
291 XcoreIndex = repelem(XcoreIndex,[MaxPriNstrands - MinPriNstrands + 1]);<br>292 XcoreCoreShapeIndex = repelem(XcoreCoreShapeIndex,[MaxPriNstrands -
                MinPriNstrands + 1]) ;
293 Pri_Nstrands = repmat ((MinPriNstrands (1):1: MaxPriNstrands (1)) ', length (
                MaxPriNstrands) ,1);
294
295% Calculate core loss (V)
296 
297 \text{Iprms} = \text{Imax./sqrt}(2);<br>298 \text{ue} = \text{ui./(1+ui.*airvan)}ue = ui./(1+ui.*airgap./Le);299 Bm = u0.*Np.*\text{Imax./} Le.* ue; \%\text{T}300 % Window area (m)
301 Wa = H.*W;
302 % Core volume (m3)
303 Vcore = Ve;
304% Core weight (g)
305Wcore = Vcore .* CoreDensity;
306 % Check core loss (W)
307 Pcore = CoreLossMultiple.*Vcore.*K1.*fs. alpha.*Bm. beta;
308
309 % Wire
310 
311 % Recalculate ds
312 skindepth = 1./sqrt(pi*fs*u0/rou);313ds = max(skindepth ,MinLitzDia*ones(size(skindepth))); % take the skin depth litz
314 ds = MinLitzDia*ones (size (skindepth)); %take the smallest litz
          315 % Primary wire diameter (m)
316 Pri_WireSize = sqrt{Pri_Nstrands.*pi.*ds.^2./4./LitzFactor./pi)}.*2;<br>317 % Primary wire diameter (m) including the insulation laver
          317 % Primary wire diameter (m) including the insulation layer
318 Pri<sub>-FullWireSize = Pri-WireSize + (\text{Vir.}/\text{dielectricstrength}-insulation).*2;</sub>
319 CopperPacking = (pi.*Pri.WireSize.^2.*Np./4)./(H.*W);
320 OverallPacking = (\pi_i * P_i - \pi_i W_i + \pi_i W_i + \pi_i W_i);
321
322 % Winding structures
323
324% Core insulation thickness needed
325<br>
325 CoreInsulationThickness = Vinsulation<sub>-</sub>max./dielectricstrength_insulation;<br>
<sup>326</sup> Turns per laver
326 % Turns per layer
          Pri_PerLayer = floor(Np./Mlp);328 % Total length of windings
329 % For XcoreCoreShapeIndex == 1, EE cores
330 TLp = Np.*2.*(PriW + PriH + 4*CoreInsulationThickness + 2.*Mlp.*PriFullWireSize)
331 % Recalculate XcoreCoreShapeIndex == 2, ER cores
332 SelecIndex = find (XcoreCoreShapeIndex = 2);
```

```
333 TLp(SelecIndex) = 2.*pi. *Np(SelecIndex) .*(PriW(SelecIndex)./2 + ...
 334 CoreInsulationThickness (SelecIndex) + 0.5.*Mlp(SelecIndex).* Pri_FullWireSize (
                      SelecIndex));
 335
 336%Copper Loss
 337 
          O_{\alpha}338 PriKlayer = sqrt(pi.*Pri(Nstrands).*ds./2./(Pri_Wiresize);339 Pri-xp = ds./2./skindepth.*sqrt(pi.*PriKlayer);
340<br>Pri_Rdc = rou .*TLp./(pi .* Pri_WireSize.<sup>2</sup> 2./4);<br>Pri_Fr = Pri_xp .*((sinh(2 .* Pri_xp) + sin(2 .* Pri_Fr)
           341 Pri-Fr Pri_xp.*((sinh (2.*Pri.xp) + sin (2.*Pri-xp))./(cosh (2.*Pri-xp) - cos(2.*
                Pri-xp)) + 2.*(Mlp.^2.*Pri.Nstrands - 1)./3.*(sinh(Pri-xp) - sin (Pri-xp))./(
                cosh(Pri-xp) + cos(Pri.xp)));
342 Pri_Rac = Pri_Rdc.*Pri_Fr;
343 Pcopper = (Iprms.^2.*Pri_Rac);344
345% Calculate temperature rise
346 
Rth = 16.31.*1e-3.*(Ac.*Wa).^{\circ}(-0.405);<br>348 Tafterloss = Rth. * (Pcopper + Pcore) +
           Tafterloss = Rth.*(Pcopper + Pcore) + 25;349
350 % Calcualte the weight
351 
352WeightPri-copper = pi.* Pri.WireSize.^2. /4.*TLp.* CopperDensity; 353WeightPri-Insu = pi.*(Pri-FullWireSize.^2 - Pri.WireSize.^2) ./4.*TLp.*
                WirelnsulationDensity ;
354% For XcoreCoreShapelndex == 1, EE cores
355 WeightCore.Insu = (2.*H.*(PriW + 2*PriH) + 4.*W.*(PriW + 2*PriH) + H.*(2.*PriW 
                2*PriH)) .* CoreInsulationThickness .* CoreInsulationDensity
356% Recalculate XcoreCoreShapelndex = 2, ER cores
357 SelecIndex = \text{find}(XcoreCoreShapeIndex = 2);<br>358 WeightCore Insu(SelecIndex) = (\text{sort}(2)*n)*H(i)358WeightCoreInsu(SelecIndex) = (sqrt (2)*pi*H(SelecIndex).*PriW(SelecIndex) 
359sqrt (2) *pi*2*W(Seleclndex) .*PriW(SelecIndex) + H(Seleclndex)*pi .*PriW(
                      Seleclndex)) .* CorelnsulationThickness(SelecIndex) .* CoreInsulationDensity; 360
361TotalWeight = Wcore + WeightPri.copper + WeightCore.Insu;
362
363 % Filter the designs
364 
365 B<sub>index</sub> = \text{find}(\text{Bm} < \text{BSAT} * \text{BSAT}_\text{-discount});366<br>367 P<sub>-</sub>loss_index = \text{find}(\text{Pcopper} + \text{Pcore} \leq \text{Po}*(1 - \text{etaInductor}));<br>Tafterloss_index = \text{find}(\text{Tafterloss} \leq \text{Tmax});368Tmin-index = find (Tafterloss >= Tmin);
          369TotalWeight..index = find (TotalWeight < MaxWeight);
370
371OverallPackingmin-index = find (OverallPacking >= minpackingfactor);
          372OverallPackingmax-index = find (OverallPacking <= maxpackingfactor);
373 Mlp<sub>ri</sub>ndex = find (Mlp. * Pri-FullWireSize \lt= W - 2* CoreInsulationThickness);<br>374 Pri-PerLaver index = find (Pri-PerLaver * Pri-FullWireSize \lt H - 2*
          374 PriPerLayer-index = find(Pri.PerLayer.*PriFullWireSize < H - 2*
                CoreInsulationThickness);
375
376 Index_Meet_All = intersect (B_index, P_loss_index);<br>377 Index Meet All = intersect (Index Meet All Tafter)
377 Index<sub>-</sub>Meet<sub>-All</sub> = intersect (Index<sub>-</sub>Meet<sub>-All</sub>, Tafterloss<sub>-</sub>index);<br>378 Index Meet All = intersect (Index Meet All Tmin index);
\begin{array}{lll} \text{378} &\text{Index\_Meet\_All} = \text{intersect} \text{(Index\_Meet\_All}, \text{Tmin\_index}) \; ; \ \text{Index\_Meet\_All} & = \text{intersect} \text{(Index\_Meet\_All}, \text{TotalWeight}) \end{array}Index\_Meet\_All = intersect(Index\_Meet\_All, TotalWeight\_index);<sup>380</sup>Index_Meet_All = intersect (Index_Meet_All , OverallPackingmin_index);<br>Index_Meet_All = intersect (Index_Meet_All_OverallPackingmax_index) :
381 Index_Meet_All = intersect (Index_Meet_All , OverallPackingmax_index);<br>
\begin{bmatrix} 382 \end{bmatrix} Index_Meet_All = intersect (Index_Meet_All_Mln_index);
382 Index_Meet_All = intersect (Index_Meet_All , Mlp_index);<br>383 Index_Meet_All = intersect (Index Meet All Pri PerLave
          Index\_Meet\_All = interest (Index\_Meet\_All, Pri\_PerLayer\_index);384
385 % Sort by total weight and keep only the lightest one
386 
387 [WeightSort, SortIndex] = \text{sort}(\text{TotalWeight}(\text{Index\_Meet\_All}));<br>388 if (length(SortIndex) > = 1)
          \text{if} (length(SortIndex) \geq 1)
389 TotalWeightSortIndex = Index_Meet_All(SortIndex (1:1));
390
391 Design_inductor (:,1) = Po(TotalWeightSortIndex);
392Design-inductor (: ,2) = Vin(TotalWeightSortIndex);
393Design-inductor (: ,3) = Vpri(TotalWeightSortIndex);
```

```
Design\_inductor(:, 4) = Vinsulation.max(TotalWeightSortIndex)394
             Design\_inductor (:, 5) = fs (TotalWeightSortIndex);395
             Design_inductor(:,6) = matno_record(TotalWeightSortIndex
396
             Design\_inductor (:, 7) = mats (TotalWeightSortIndex)397
398
             Design-inductor (: ,8) = PriW(TotalWeightSortIndex);
399
             Design.inductor (:,9) = PriH(TotalWeightSortIndex);
400
401
             Design\_inductor(:,10) = Ac(TotalWeightSortIndex);Design.inductor (: ,11) = H(TotalWeightSortIndex);
402
40.
             Design\_inductor(:,12) = W(TotalWeightSortIndex)Design\_inductor(:,13) = Np(TotalWeightSortIndex);404
             Design\_inductor(:,14) = Bm(TotalWeightSortIndex);40
406
             Design_inductor(:,15) = Pri_WireSize(TotalWeightSortIndex);
407
             Design_inductor(:,16) = Pri_FullWireSize(TotalWeightSortIndex);
408Design\_inductor(:,17) = Imax(TotalWeightSortIndex)./(pi*Pri-Nstrands(409
                 TotalWeightSortIndex).*ds(TotalWeightSortIndex).<sup>2</sup>/4);
410
             Design-inductor (:,18)
= Pri.Nstrands(TotalWeightSortIndex);
411
             Design\_inductor(:,19) = Pri\_PerLayer(TotalWeightSortIndex)412
             Design-inductor (: ,20)
= Mlp(TotalWeightSortIndex);
413
414
             Design-inductor (: ,21)
= CopperPacking (TotalWeightSortIndex);
415
             Design\_inductor(:,22) = OverallPacking(TotalWeightSortIndex)416
             Design\_inductor(:,23) = Pcore(TotalWeightSortIndex)41'Design_inductor (:,24) = Pcopper (TotalWeightSortIndex)
418
             Design\_inductor(:,25) = Wcore(TotalWeightSortIndex)419
             Design\_inductor(:,26) = WeightPri\_copper(TotalWeightSortIndex)420
             Design-inductor (: ,27)
= WeightPri.Insu (TotalWeightSortIndex) ;
421
422
             Design\_inductor (:,28) =WeightCore\_Insu (TotalWeight SortIndex);Design\_inductor(:,29) = TotalWeight(TotalWeightSortIndex)423
             Design-inductor (:,30)
= Tafterloss(TotalWeightSortIndex);
424
             \text{Design\_inductor}\left(\colon, 31\right) = \text{L}(\text{TotalWeightSortIndex})425
             Design.inductor (: ,32)
= airgap (TotalWeightSortIndex);
426
             Design-inductor (:,33)
= XcoreIndex(TotalWeightSortIndex);
427\text{Design-inductor}(:,34) = \text{LCC-Q.* ones}(\text{size}(\text{TotalWeightSortIndex}))428\text{Design-inductor}(:, 35) = \text{LCC}_0. * \text{ones}( \text{size}(\text{TotalWeightSortIndex}))429
             \text{Design-inductor}(:, 36) = \text{LCCA.* ones}(size(\text{TotalWeightSortIndex}))430
             \text{Design-inductor} (:,37) = LCC_K.*ones (size (TotalWeightSortIndex)
431
             \text{Design-inductor}(:, 38) = \text{LCCRT}.* \text{ones}(size(\text{TotalWeightSortIndex}))432
             Design-inductor (:,39)
= LCC-Ls. * ones (size (TotalWeightSortIndex));
433
             Design_inductor(:,40) = LCC_Cs.*ones(size(TotalWeightSortIndex));
434
             \text{Design-inductor} (:,41) = LCC_Cp.* ones (size (TotalWeightSortIndex))
435
             \text{Design-inductor}(:, 42) = \text{LCCGT.* ones}(size(\text{TotalWeightSortIndex}))436
437
            y= Design.inductor ;
        else438
            y = zeros(1, 42);439
        end
440
441
   end
   \%toc
442
443
   end
```
J.1.3 Microcontroller

Listing **J.7:** Main microcontroller c code for the flight test


```
Author: Yiou He
```
* Company: Massachusetts Institute of Technology, Power Electronics Research Group $\overline{4}$ * Date: June 22, **2016** $\sqrt{5}$

* File Version: **0.1** 6

* Other Files Required: **p33FJ64GS606.h**

```
8* Tools Used: MPLAB ICD3
 9 * Devices Supported by this file : dsPIC 33FJ64GS606
10
11
12 //The HVPC can be started/stopped either by the RC controller or through the UART
13//Through UART: send 'a' to precharge the input cap; send 'b' to start the HV; send
        c' to stop the HV
14//All the parameters (desired output voltage , ADC calibration , etc) are set in
        mainPWMoutputDefinitions.h file
15//This file records inflight data to FRAM through SPI;<br>16//the "xxx readclearSPI" program reads the data and sa
   16//the "xxx.readclearSPI" program reads the data and save it in a txt file;
17//the "xxx-clearSPI" program clears the FRAM on board, prep for a new run.
18
\begin{array}{c|c} \n\text{19} & \rightarrow & \text{File Description: } * / \\ \n\text{20} & \text{// } < \text{editor} - \text{fold} & \text{defaults} \n\end{array}20// <editor-fold defaultstate="collapsed" desc="File Description">
21
22 * This program is for the high voltage power supply version 2 PCB board, it realizes
          the following functionalities:
<sup>23</sup> * - Feedback control and PWM generation:<br><sup>24</sup> * Measure the output voltage, input vo
    * Measure the output voltage, input voltage and input current to adjust operating
           frequency , the controller goal is to fix the output voltage at 40 kV. 25* - Emergency shutdown when:
<sup>26</sup> * Battery under voltage;<br><sup>27</sup> * Battery over temperatu
           Battery over temperature;
28 * RC control signal;<br>29 * Timer is up:
           Timer is up;
30 * - Storage data:
31* Input voltage , current , output voltage data;
32* Battery temperature data;
<sup>33</sup> * Accelerometer data;<br><sup>34</sup> * Requires to use the fo
    * Requires to use the following function blocks:
35 \times - \text{UART}36 * - ADC
37* - PWM
38* - SPI
39********************************************************************************
40 * Referenced files:<br>41 * - Microchin examp
    41 * - Microchip example CE159-PWM-PushPull
42 * - Microchip example CE160.StdPWM
43 * - Microchip example CE166<sub>-Dual-Trig<sub>-ADC</sub></sub>
<sup>44</sup> * - Dave Otten's assembly file ICNCmain_DaveOtten.s<br><sup>45</sup> * - Microchin dsPIC33FI64CS606 datasheet
45 * - Microchip dsPIC33FJ64GS606 datasheet
   46* - Microchip MPLABICD3 User's Guide for MPLAB X IDE
47
48// </editor-fold>
49
\begin{array}{c} \n 50 \n \text{#include } "xc.h" \\
 51 \n \text{#include } "p33FI\n \end{array}51#include "p33FJ64GS606.h"
52#include "stdio .h"
53#include "string .h"
54 \#include "math.h"
55<sup>#include "dsPIC33FJ64GS606UART.h</sup>
56#include "dsPIC33FJ64GS606ADC. h"
57#include "dsPIC33FJ64GS606SPI. h"
58#include "dsPIC33FJ64GS606PWM. h"
59#include "dsPIC33FJ64GS606CLK. h"
60#inc1ude "dsPIC33FJ64GS606TIMER.h"
61#include "dsPIC33FJ64GS606IO .h
62#include "mainPWMoutputDefinitions. h"
63 /* Configuration Bit Settings */
64 // \lteditor-fold defaultstate="collapsed" desc="Configuration Bits Setup"><br>65 \#pragma config BWRP = WRPROTECT.OFF
  65#pragina config BWRP = WRPROTECOFF
66 /* FBS (Oxf80000)
67 * Boot Segment Write Protect:
68 * BWRP_WRPROTECT_ON Boot Segment is write protected * BWRP_WRPROTECT_OFF Boot Segment may be written
69 * BWRP.WRPROTECTOFF Boot Segment may be written
   70 * */
71#pragma con fig GWRP = OFF
```
⁷²/* FGS (0xf80004) ⁷³ * General Code Segment Write Protect:
⁷⁴ * GWRPON General Seg ⁷⁴ * GWRPON General Segment is write protected

⁷⁵ * GWRPOFF General Segment may be written * GWRP.OFF General Segment may be written **76** $*$ */ **⁷⁷**#pragma config **FNOSC =** FRCPLL **⁷⁸**#pragma config IESO **=** OFF **⁷⁹/* FOSCSEL** (0xf80006) 80 SOSCILLATION SOURCE Selection :
 81 SOSCERC 1nter **⁸¹**; **FNOSCYRC** Internal Fast RC (FRC), **7.37** MHz 82 FROSCFRCPLL Internal Fast RC with PLL (FRCPLL)

83 FROSC_PRI Primary Oscillator (XT, HS, EC) **⁸³**FNOSCPRI Primary Oscillator (XT, **HS, EC)** 84; FNOSC_PRIPLL Primary Oscillator (XT, HS, EC) with PLL
85: FNOSC_SOSC Secondary Oscillator (SOSC) **⁸⁵FNOSC..SOSC** Secondary Oscillator **(SOSC) ⁸⁶FNOSC.LPRC** Low-Power RC Oscillator (LPRC) 87 FINOSC_FRCDIV16 Internal Fast RC (FRC) Oscillator with divide-by-16
 BI FINOSC_FRCDIVN Internal Fast RC (FRC) Oscillator with postscaler **⁸⁸**; **FNOSCYRCDIVN** Internal Fast RC (FRC) Oscillator with postscaler **89** ⁹⁰|: Internal External Switch Over Mode:
⁹¹|: IESO_OFF Start up wit ⁹¹
⁹¹ **IESO_OFF** Start up with user-selected oscillator source
 92 IESO_ON Start up device with FRC, then switch to user-Start up device with FRC, then switch to user-selected oscillator source **93** ⁹⁴#pragma config **POSCMD = NONE ⁹⁵**#pragma config OSCIOFNC **=** OFF **⁹⁶**#pragma c o n **fig** FCKSM **= CSECME** 97 */** **FOSC** (0xf80008) **98** 98⁹⁸; Primary Oscillator Source:

100 : POSCMD-EC EC **100 POSCMDEC** EC (External Clock) Mode **¹⁰¹**POSCMDXT XT Crystal Oscillator Mode HS Crystal Oscillator Mode 103[|] POSCMD_NONE Primary Oscillator disabled 104 105 ; OSC2 Pin Function:
106 : OSCIOFNC_ON **¹⁰⁶**; **OSCIOFNC.ON OSC2** is general purpose digital I/O pin **¹⁰⁷OSCIOFNC..OFF OSC2** is clock output, it will output Fcy but not function as REFCLKO. **108 109**; Clock Switching Mode bits:
110 : FCKSM_CSECME Bot 110; **FCKSM.CSECME** Both Clock switching and Fail-safe Clock Monitor are enabled ¹¹¹; **FCKSM-CSECMD** Clock switching is enabled ,Fail-safe Clock Monitor is disabled 112 ; FCKSM_CSDCMD Both Clock switching and Fail-safe Clock Monitor are disabled **113** 114 $\#$ pragma config **FWDTEN** = OFF 115 /*; Watchdog Timer Enable:

116 ; FWDTEN.OFF V 116 FWDTEN.OFF Watchdog timer enabled/disabled by user software
 FWDTEN.ON Watchdog timer always enabled **¹¹⁷FWDTENON** Watchdog timer always enabled **118** 119 $\#$ pragma config FPWRT = PWR128 ¹²⁰**/*;-----** FPOR (Oxf8000c) 121 122 ; POR Timer Value: 123; FPWRTPWR1 Disabled 124 : FPWRT_PWR2 2ms 125^j; FPWRT.PWR4 4ms 126^j; FPWRTPWR8 8ms 127 ; FPWRTPWR16 16ms 128 ; FPWRT.PWR32 32ms 129 **| FPWRT_PWR64** 64ms

130 **| FPWRT_PWR128** 128ms 130 ; FPWRT_PWR128 **131** 132; Enable Alternate SS1 pin bit: 133² 133² 133² 133² 134² 134² 134² 134² 134² 134² 134² 134² 134² 135 14² 1 134 ; ALTSS1_ON SS1A is selected as the I/O pin for SPI1

```
135
      Enable Alternate QEI1 pin bit:
136
          ALTQIO_ON
137
                                   QEA1A, QEB1A, and INDX1A are selected as inputs to QEI1
    ÷
          ; ALTQIO..OFF
138
                                   QEA1, QEB1, INDX1 are selected as inputs to QEI1
139
     * */
    #pragma config ICS = PGD2
140
    #pragma config JTAGEN = OFF
141
    /*;----- FICD (Oxf8OOOe) 
142
143
144
        Comm Channel Select:
          ICS-NONE
                                   Reserved , do not use
145
146
           ICS.PGD3
                                   Communicate on PGC3/EMUC3 and PGD3/EMUD3
147
          ICS.PGD2
                                   Communicate on PGC2/EMUC2 and PGD2/EMUD2
          ICS-PGD1
                                   Communicate on PGC1/EMUC1 and PGD1/EMUD1
148
    \ddot{\cdot}149
        JTAG Port Enable:
150
151
          JTAGEN-OFF
                                   JTAG is disabled
    \ddot{\phantom{1}}JTAGENON
152
                                   JTAG is enabled
153
    *#pragma config HYST0 = HYST0
154
    #pragma config HYSTi = HYSTO
/--- FCMP (Oxf80010)
155
156
157
         Even Comparator Hysteres
is Select :
158
159
          HYSTO-HYSTO N
                                   No Hysteresis
          HYSTOJIYST15 1
                                   5 mV Hysteresis
160
161
          HYSTO-HYST30 3
                                   0 mV Hysteresis
          HYSTO.HYST45 4
162
                                   5 mV Hysteresis
163
    \ddot{\cdot}Comparator Hysteresis Polarity (for even numbered comparators)
164
165
          CMPPOL0_POL_RISE
                                   ysteresis is applied to rising edge
    \ddot{\cdot}166
   \vdotsCMPPOLO_POL_FALL
                                   ysteresis is applied to falling edge
167
         Odd Comparator Hysteresi
Select:
Hysteresis
168
    \ddot{\cdot}No Hysteresis
          HYSTL.HYSTO N
169
                                    mV Hysteresis
15
170
          HYST1_HYST15 1
   \ddot{\cdot}mV Hysteresis
30
1\,71HYST1_HYST30 3
    \ddot{\cdot}mV Hysteresis
45
          HYST1_HYST45
172
   ;
173
    \ddot{\cdot}174
        Comparator Hysteresis Polarity (for odd numbered comparators):<br>
CMPPOL1_POL_RISE     Hysteresis is applied to rising edge
    ;
175
          CMPPOL1_POL-JSE Hysteresis is applied to rising edge
   ;
176 ;
                                   Hysteresis is applied to falling edge
177
   */
    \frac{1}{2} </editor-fold>
178
179
180
   // Definitions
int CheckElectrical(double ,double ,double ,double ,double) //Check to see if all
        values are OK
182
   //int CheckMechamical(double , double , double , double); //Check to see if all values are
         OK
183 void AdjustPWM (double, double, double, double);
//Operation functions
185
   void Prepare () ; //200V on, precharge capacitors
   void Charge(); // charge<br>void Connect(); //200V186
                       //200V on, connect converter with 200V
187
   void HVOperation(); //200V on, HV on
188
189 void EndOperation(); //turn off everything
190
   //define look up table
   const double LookUpInputV[7] = {40.0,60.0,80.0,100.0,120.0,140.0,160.0};
191
   const double LookUpOutputV[20] = \{DesiredOutputV/20.0*10.0,DesiredOutputV/20.0*11.0,192
        DesiredOutputV/20.0*12,
   DesiredOutputV /20.0*13.0, DesiredOutputV /20.0*14, DesiredOutputV /20.0*14.5,
193
        DesiredOutputV /20.0*15.0, DesiredOutputV /20.0*15.4 , DesiredOutputV/20.0*15.8,
   DesiredOutputV/20.0*16.2, DesiredOutputV/20.0*16.6, DesiredOutputV/20.0*17.0,
194
        DesiredOutputV/20.0*17.4 , DesiredOutputV/20.0*17.8 , DesiredOutputV/20.0*18.2,
195
   DesiredOutputV /20.0*18.6, DesiredOutputV /20.0*19.0, DesiredOutputV /20.0*19.4,
        DesiredOutputV /20.0*19.8 , DesiredOutputV };
```

```
197 /*
198 const double LookUpOutputV[20] = {DesiredOutputV/20.0*17.5,DesiredOutputV/20.0*17.5,
         DesiredOutputV/20.0*17.5,
199DesiredOutputV/20.0*18.0, DesiredOutputV/20.0*18.0, DesiredOutputV/20.0*18.0, DesiredOutputV/20.0*18.0,DesiredOutputV/20.0*18.5,DesiredOutputV/20.0*18.5,
200 DesiredOutputV / 20.0*18.5, DesiredOutputV / 20.0*18.5, DesiredOutputV / 20.0*19.0,<br>DesiredOutputV / 20.0*19.0, DesiredOutputV / 20.0*19.0, DesiredOutputV / 20.0*19.0,<br>201 DesiredOutputV / 20.0*19.5, DesiredOutputV / 
         DesiredOutputV /20.0*19.5, DesiredOutputV}; 202 */
203const double LookUpFreq[10] = {0.0 ,0.0 ,0.0 ,0.0 ,0.0 ,0.0 ,0.0};
204 int counter = 0;
205 const int maxcounter = 100; //150 is 1.5 seconds
206 int IndexOutput = 0;
207const int MaxIndexOutput = 19;
\frac{208}{208}//Define PWM parameters<br>
\frac{208}{208} const int initPWMperiod = \frac{1}{10000000}/initPWMTimerFreq - 2000)/1.04) + 1880;
210 const int initPWMduty = (int) ((((1000000/initPWMTimerFreq - 2000)/1.04) + 1880)/2.0);<br>211 int PWMperiod = (int) ((1000000/initPWMTimerFreq - 2000)/1.04) + 1880; //normal
         operation
212 int MaxPWMperiod = (int) ((1000000/MinFWMTimerFreq - 2000)/1.04) + 1880;<br>
213 int MinPWMperiod = (int) ((1000000/MaxFWMTimerFreq - 2000)/1.04) + 1880;<br>
214 int PWMduty = (int) (((1000000/nitFWMTimerFreq - 2000)/1.04) + 1880)/2.0); //normaloperation
215int MaxPWMduty = (int) ((((1000000/MinPWMTimerFreq - 2000)/1.04) + 1880)/2.0);
216int MinPWMduty = (int) ((((1000000/MaxPWMTimerFreq - 2000)/1.04) + 1880) /2.0);
217int PWMdeadtime = (int) initPWMdeadtime; //normal operation
218//Define SPI and UART parameters
219int long loc = 0;
220 unsigned int SPIdata = 0;
221int SPIdataCounter = 0;
222 int SPIdataRecorder 1;
223char buf[30];
224 //Define ADC parameters
225int ADCperiod = ADCtimerPeriod*Timer12Freq; //ADC sample and conversion once in
         ADCperiod/460.5 ms
226 int ADCcounter = 0;
227int ADCsampletime = 0;
228double ADCFloat[5] {0.0 ,0.0 ,0.0 ,0.0 ,0.0};
229 double InputVoltage = 0;
230 double InputCurrent = 0;
231 double Temperature = 0;
232double OutputVoltage = 0;
233 double LogicBV = 0;
234 double AccX = 0;
235 double AccY = 0;
236 double AccZ = 0;
237//Define flag for error code
238int FlagE = 0; //Electrical value check error code
239//int FlagM =0; //Mechanical value check error code
240 int IC1cnt = 0;
241 unsigned int IC1timeAve = 0;
242 unsigned int ICltimeTotal = 0;
243 int FlagINCON = 0; //input capture interrupt switch ON
244 //int FlagINCOFF =0; //input capture interrupt switch OFF
245 int FlagTimerEnd = 0; //timer end, then ignore RC control
246 //Define timer end interrupt
247 int EndTimeMSB = OxD2; //End time in sec , OxD2 for 29.49 MHz (115.1953*1000*120) 0
         x1A5 is for 29.49*2 MHz (230.3906*1000*120 = 27646872)
248 int EndTimeLSB = 0xCA80; //End time in sec, 0xCA80 for 29.49 MHz, 0xDB98 for 29.49*2
249
250 int main()
251{
252 // Initialization
253initIO ();
254 DischargeCaps();
255initCLK () ;
```

```
256initPWM(initPWMperiod, 0, initPWMdeadtime); //initiate with 0% duty cycle for
           PWM1, 100% for PWM2
257initUART1 () ;
258 //initUART2();<br>259 initSPI2();
259 initSPI2 ();<br>260 //initial A
260//initial ADC
       261initTimerl (ADCperiod);
262 initADC(initPWMperiod);
263<br>
264 initTimer45 (EndTimeMSB EndTimeLSB)
       initTimer45 (EndTimeMSB, EndTimeLSB);265 //initial input interrupt for RC signal<br>266 initTimer2();
266 initTimer2();<br>267 initIC1();
       267initIC1 () ;
268 EnableTimer1();
269 EnableTimer2();
270 EnableTimer45();<br>271 //EnableADC();
       //\text{EnableADC}();272 EnablePWM();<br>
273 EnableSPI2()
273<br>274EnableUART1()
       EnableUART1();
275 WriteScreen ("HelloWorld");
276 printf (buf, "MSB is %d, LSB is %u ", EndTimeMSB, EndTimeLSB);<br>277 WriteScreen (buf);
277 WriteScreen(buf);<br>278 WriteScreen("\n\r
       WriteScreen ("\n\n\'r");
279while (1)
280 
\begin{array}{c} 280 \\ 281 \end{array} if (ADCsampletime = 10)
282 f
283//LATFbits.LATF6 = 1;
284 InputVoltage = ADCFloat [0];<br>285 InputCurrent = ADCFloat [3]:
               InputCurrent = ADCFloat [3]; // /ADC sample time;286 OutputVoltage = ADCFloat [2]; ///ADCsampletime;
287 Temperature = ADCFloat [1]; ///ADCsampletime;
288 LogicBV = ADCFloat [4]; //ADCsampletime;
289 ADCsampletime = 0;
290
291FlagE = CheckElectrical (InputVoltage , InputCurrent , OutputVoltage , LogicBV,
                   Temperature); //Check to see if all values are OK
292 //Noticed that when start up, the input current is always big, so can we
                   bypass it ?
293<br>294 f f f f f f f f f
294 {
295if (counter = maxcounter)
296
297 counter = 0;
298IndexOutput = IndexOutput + 1;
299 }
300 else counter = counter + 1;
301if (IndexOutput >= MaxIndexOutput) IndexOutput = MaxIndexOutput;
302AdjustPWM( InputVoltage , InputCurrent , OutputVoltage , LookUpOutputV
                       IndexOutput])
303}
\begin{array}{c} 303 \\ 304 \end{array} else
305 {
305<br>306EndOperation();
307 DisableTimer45();
308 }
309if (SPIdataCounter = 50) //every 10*50*ADCtiming, SPI
310 {
310 {<br>311 SPIdataCounter = 0;
312 SPIdataRecorder ++;
313 }
314 loc = SendThroughSPI (SPIdataRecorder , InputVoltage , InputCurrent
                   OutputVoltage , LogicBV, loc) ;
315//WriteScreenADCdata(FlagE , InputVoltage , Input Current , OutputVoltage,
                   Temperature , LogicBV , AccX , AccY, AccZ);
316 SPIdataCounter ++;
317
```

```
318//Reset ADC
319 ADCFloat [0] = 0.0;320<br>ADCFloat [1] = 0.0;
ADCFloat [2] = 0.0;\begin{array}{c} 322 \\ 323 \\ \text{ADCFload} \{3\} = 0.0; \\ \text{ADCFload} \{4\} = 0.0; \end{array}323<br>
324 //LATFbits.LATF6 = 0;<br>
325 }
325 } 326 } 327 } 328
329// Capture Interrupt Service Routine 330void .. attribute-- (( .. interrupt.- , no-auto-psv)) IClInterrupt (void) 331{ 332unsigned int t1 ,t2;
333<br>
333
1233
1334
1234
1334
1245
1334
1345
1245
1346
1346
1346
1346
1346
1446
1446
1446
1446
1446
1446
1446
1446
1446
1446
1446
1446
1446
1446
1446
1446
1446

        // LATDbits.LATD4 = 1;335 t1 = IC1BUF;
336 t2 = IC1BUF;337 IFSObits . IC1IF=0;
338if(t2 > t1)
339ICltimePeriod = t2 - t1;
        else
341 IC1timePeriod = (PR2 - t1) + t2;<br>
342 if (IC1timePeriod \leq HVOFFminperiod) return;<br>
344 //Take Average
        //Take Average
345 if (IClcnt == 5)
\begin{array}{c|c}\n 346 \\
 347\n \end{array} {
347 IC1timeAve = floor ((( float ) (ICitimeTotal)) /5.0); 348 IC1timeTotal = 0;
349 IC1cnt = 0;
350 } 351else
352 { 353IClcnt = IClcnt + 1;
354 IC1timeTotal = ICltimeTotal + ICltimePeriod;
355 } 356//calculate see whether is turn-on signal or turn-off signal 357if (IC1timeAve >= HVONminperiod)
358 { 359if (IC1timeAve <= HVONmaxperiod)
360 { 361if (FlagTimerEnd =- 0)
<sup>362</sup><br><sup>363</sup>switch (FlagINCON)
364
364<br>365<br>366<br>2006<br>2006<br>2006
                         Prepare();
367 FlagINCON = 1; 368<br>369<br>//PreparePWM();<br>\frac{1}{369}370<br>371<br>//HVOperatio
                         371//HVOperation()
372break;
373case 1:
374 FlagINCON = FlagINCON + 1;
375//PreparePWM()
376 break;
377case 10: //50
378FlagINCON = FlagINCON + 1;
379//Connect()
380break;<br>
381case 60:
                    381case 60:
382 FlagINCON = FlagINCON + 1;
383 PreparePWM();
384 Connect ();<br>385 HVOperatio
                        HVOperation();
```

```
386break;
387default :
                       FlagINCON = FlagINCON + 1;389
390} 391} 392 } 393//Following section is correct , does not cause current overshoot
394i f(ICltimeAve >= HVOFFminperiod)
395 
       \{396if (IC1timeAve <= HVOFFmaxperiod)
397
398FlagINCON = 0;
399FlagTimerEnd = 0;
400 EndOperation ();
\begin{array}{c} 401 \\ 402 \end{array} DisableTimer45();
402
403 } 404if (FlagTimerEnd = 1)
405 { 406 FlagINCON = 0;
407 EndOperation ();<br>
408 DisableTimer45
           DisableTimer45();
409 }
410}
411
412//Timer 5 interrupt
413 void __attribute__((__interrupt__, no_auto_psv)) _T5Interrupt(void)
414 { 415 //U1TXREG = 0x55; // Transmit one character<br>416 FlagTimerEnd = 1:
       FlagTimerEnd = 1;417EndOperation() ; //timer is up
418 //DisableTimer45();<br>419 IFS1bits.T5IF = 0;
       IFS1bits.T5IF = 0; // clear TIMER5 interrupt flag
420// if (LATDbits.LATD4 == 0) LATDbits.LATD4 = 1;
421//else if (LATDbits.LATD4 == 1) LATDbits.LATD4 = 0;
422 }
423
424void -attribute_.((_..interrupt-- no-auto.psv)) -UlRXInterrupt(void) { 425
426 char receive = 0;
427receive = U1RXREG; // Receive one character
428 //UlTXREG = \text{receive};
429
430 switch (receive)<br>431 {
431{ 432 case 'a':<br>
433 UITXR
433U1TXREG = 'a'; //Letter 'a'
               WriteScreen("Pre-charge \text{ } Caps\n\r\n');
435 Prepare ();
436break;
437case 'b':
438 U1TXREG = 'b';<br>
439 WriteScreen ("N
               WriteScreen ("Normal Operation\n\r");
440 PreparePWM ();
441Connect () ;
442 HVOperation ();
443 break;
444 case 'c':
445 EndOperation ();
446 U1TXREG = \,^{\prime} c ^{3}<br>447 WriteScreen (^{\prime})
               WriteScreen ("Converter stopped\n\r");
\begin{array}{c|c}\n 448 & \text{break;} \\
 449 & \text{case } d\n \end{array}case 'd':
450UlTXREG = 'd';
451 WriteScreen ("Converter running\n\r");
452 break;
453 \cos e \stackrel{\prime}{=}:
```

```
454 PWMperiod = PWMperiod + 2;<br>
455 PWMduty = PWMduty + 1;<br>
456 ChangePD(PWMperiod, PWMduty, initPWMdeadtime);<br>
457 WriteScreen ("Increase period\n\r");
458 break;
459 case '-':
460 PWMperiod = PWMperiod - 2;<br>
461 PWMduty = PWMduty - 1;
462 ChangePD(PWMperiod, PWMduty, initPWMdeadtime);<br>
463 WriteScreen ("Decrease period \n\r") ;<br>
break;
465 case 'w':<br>
PWMdeadtime = PWMdeadtime + 2;
466 PWMdeadtime = PWMdeadtime + 2;<br>
467 ChangePD (PWMperiod, PWMduty, PWMdeadtime);<br>
468 WriteScreen ("Increase deadtime\n\r");<br>
break;
470 case 'e':<br>
PWMdeadtime = PWMdeadtime - 2;
471 PWMdeadtime = PWMdeadtime - 2;<br>
472 ChangePD (PWMperiod, PWMduty, PWMdeadtime);<br>
473 WriteScreen ("Decrease deadtime\n\r");
474 break;
475 default :
476 break;
477 } 478char buf[50];
479 sprintf(buf,"Period is %d, duty is %d, dtime is %d ", PWMperiod, PWMduty,
                 PWMdeadtime);
480 WriteScreen(buf);
481 WriteScreen ("\n\n\chi\gamma");
482 IFSObits.UlRXIF = 0; // clear RX interrupt flag 483} 484
485 //UART transmitter interrupt, worked.<br>486 void __attribute__((__interrupt__, no
486 void .. attribute. (( _.interrupt.. , no.auto-psv)) -UlTXInterrupt (void) 487{ 488<br>
\begin{array}{l}\n\text{IFSObits }.\text{UITXIF} = 0; // clear TX interrupt flag \\
\hline\n\text{499}\n\end{array}491
492 //UART transmitter interrupt, worked.<br>
493 void __attribute__(( __interrupt__, no_auto_psv)) _U2TXInterrupt(void)<br>
494 {
494{ 495 IFSibits .U2TXIF = 0; // clear TX interrupt flag 496//U2TXREG = 0x55; // Transmit one character
497 } 498
499//ADC interrupt
500
5ol void __attribute__(( __interrupt__, no_auto_psv)) _ADCP0Interrupt( void) {<br>
IFS6bits .ADCP0IF = 0;
503//LATFbits.LATF6 = 1;
504 ADCFloat[O] = (double)((unsigned int)(7.0*ADCFloat[O] + (double)ADCBUFD)>>3);//((
                 double) ADCBUFU) * (double) (3.3/1023);
505ADCFloat[1] = (double) ((unsigned int)(7.0*ADCFloat[1] + (double)ADCBUF1)>>3);//((
                 double) ADCBUF1) * (double) (3.3/1023)
506//LATFbits.LATF6 = 0;
507 } 508
509<sup>void</sup> __attribute__((__interrupt__, no_auto_psv)) _ADCP1Interrupt(void) {<br>510<sup>v</sup> IFS6bits.ADCP1IF = 0.
           IFS6bits.ADCPIIF = 0;\text{ADCF}[\text{bat}[2] = (\text{double}) ((\text{unsigned int})(7.0 * \text{ADCF}[\text{bat}[2] + (\text{double}) \text{ADCE} \text{UF2}) > > 3);<br>
\text{ADCF}[\text{bat}[3] = (\text{double}) ((\text{unsigned int})(7.0 * \text{ADCF}[\text{bat}[3] + (\text{double}) \text{ADCE} \text{UF3}) > > 3);513 } 514
515<sup>ovid</sup> --attribute--(( --interrupt--, no\text{-}auto\text{-}psv)) -ADCP2Interrupt(void) {<br>516<sup>ov</sup>IFS7bits.ADCP2IF = 0:
           516IFS7bits.ADCP2IF = 0;
517 ADCFloat [4] = (double) ((unsigned int) (7.0 * ADCFloat [4] + (double) ADCBUF4) >> 3);<br>// ADCFloat [5] = (double) ADCBUF5 + ADCFloat [5];//ADCFloat[5] = (double) ADCBUF5 + ADCFloat[5];
```

```
314
```

```
ADCsampletime = ADCsampletime + 1;
 519
 520} 521/*void __attribute__(( __interrupt__, no_auto_psv)) _ADCP3Interrupt(void) {<br>522522IFS7bits .ADCP3IF = 0;
523 ADCFloat [6] = (double) ADCBUF6 + ADCFloat [6];<br>524 ADCFloat [7] = (double) ADCBUF7 + ADCFloat [7].
         \text{ADCF}loat \begin{bmatrix} 7 \end{bmatrix} = (\text{double}) \text{ADCBUF7} + \text{ADCF}loat \begin{bmatrix} 7 \end{bmatrix};
 525 //LATFbits.LATF6 = 0;
526ADCsampletime = ADCsampletime + 1; 527} 528
529//SPI transmit interrupt
530<sup>void</sup> __attribute__((__interrupt__, no_auto_psv)) _SPI2Interrupt(void) 531<sup>2</sup>
532//U2TXREG = SPIdata; // Transmit the received SPIdata \frac{1}{i} (LATFbits.LATF6 = 1)
534// LATFbits.LATF6 0;
535//else LATFbits.LATF6 1;
536IFS2bits.SPI2IF = 0; // clear SPI2 interrupt flag
537 } 538
539int CheckElectrical (double InputVoltage , double InputCurrent , double OutputVoltage, double LogicBV, double Temperature) //Check to see if all values are OK
540 { 541 if (IndexOutput = 0)542 return 0;
543 else
544 { 545if (((InputVoltage*InputVScale + InputVOffset) < MinInputV) 1| ((InputVoltage
<sup>546</sup> else if ((InputCurrent*InputIScale + InputIOffset) > MaxInputI) return 2;<br>
//else if ((OutputVoltage*OutputVScale + OutputVOffset) > MaxOutputV) return
                  3; 548//else if (((LogicBV*LogicBVScale + LogicBVOffset) < MinLogicBV) || ((LogicBV
*LogicBVScale + LogicBVOffset) > MaxLogicBV)) return 4; 549//else if (Temperature*TempScale + TempOffset > MaxTemp) return 5; 550return 0;
551} 552 } 553
554 void AdjustPWM(double InputVoltage, double InputCurrent, double OutputVoltage, double
         SetOutputV)
555 { 556if ((OutputVoltage*OutputVScale + OutputVOffset) < SetOutputV)
557 f
558PWMperiod = PWMperiod + 2;
359 PWMduty = PWMduty + 1;
560} 561 else if ((OutputVoltage*OutputVScale + OutputVOffset) > SetOutputV) 562<br>563 PWMperiod = PWMperiod - 2;
             563PWMperiod = PWMperiod - 2;
564 PWMduty = PWMduty - 1;
565 } 566i f (PWMperiod > MaxPWMperiod) PWMperiod = MaxPWMperiod; 567if (PWMperiod < MinPWMperiod) PWMperiod = MinPWMperiod; 568if (PWMduty > MaxPWMduty) PWMduty = MaxPWMduty; 569if (PWMduty < MinPWMduty) PWMduty = MinPWMduty; 570ChangePD(PWMperiod, PWMduty, initPWMdeadtime); 571//Check with look up table
572 } 573
574 void Prepare() //200V on, precharge capacitors
575{ 576//clear timer45 flag
577 FlagTimerEnd = 0;
578 DisablePWM () 579 DisableTimer45();
580| //Change PMM to initial states
581 initChangePD(initPWMperiod, 0, initPWMdeadtime);
```

```
582PWMperiod = initPWMperiod;
583 PWMduty = \text{initPWM};
584 PWMdeadtime = initPWMdeadtime;
585//restart output voltage profile and create delays
586 counter = 0;
587IndexOutput = 0;
588 //PrechargePWM ();<br>589 //PreparePWM ();
           589//PreparePWM () 590 Precharge();
591 } 592
593 void Connect () //200V on, connect converter with 200V
\begin{array}{c} 594 \\ 595 \end{array} {
          EnablePWM();
596 //Precharge();
597 }
    void HVOperation() //200V on, HV on
\begin{bmatrix} 599 \\ 600 \end{bmatrix} {
           ChangePD (init PWMperiod, init PWMduty, init PWMdeadtime);601 NormalOperation ();
602 HVon () ;
603 //EnablePWM()
604 EnableTimer45(); // start timer 45 to detect 2 mins.<br>605 EnableADC():
           EnableADC();
606EnableSPI2 () 607 } 608void EndOperation()
609 { 610//clear timer flag
f/\left| \right| \left| \right|/\left| \right| \left| \right| 612DischargeCaps ()
613//Reinitiate PWM
614 DisablePWM () ;
615 //PrechargePWM();
616 DisableADC () ;
617DisableSPI2 () ;
618 counter = 0;
f_{19} IndexOutput = 0;
620 }
```
Listing **J.8:** Main microcontroller header code for the flight test

```
1 /*
2* File: dsPIC33FJ64GS606TIMER. h
3* Author: Yiou He
4* Comments: header file of the definitions in the main file
   5* Revision history : vI
6
   *7
8// This is a guard condition so that contents of this file are not included
9// more than once.
10 #ifndef XC_HEADER_mainDefinition_H
11 \#define XC_HEADER_mainDefinition_H
12
13#include <xc.h> // include processor files - each processor file is guarded.
14 #include "p33FJ64GS606.h"
15#include "stdio .h"
16 #include "string.h"
17
18//define constants
19 #define initPWMTimerFreq 700.0 //unit in kHz
20 #define MinPWMTimerFreq 480.0 //unit in kHz
21 #define MaxPWMTimerFreq 700.0 //unit in kHz
22 \#define initPWMdeadtime 45.0
23#define Timer12Freq 29.49/64.0*1000.0 //Timer 1 and 2's frequency in terms of 1 ms,
      times 2.0 adjusted for the 58 MHz
```

```
24 #define ADCtimerPeriod 1 //unit in ms, the period of ADC sampling is 1 ms<br>
<sup>25</sup> #define IC1timer2Period 2.5*Timer12Freq //unit in ms, the period of the timer for RC<br>
signal
 <sup>26</sup> #define HVOFFminperiod 0.7*Timer12Freq //0.7, unit in ms, minimum pulse width of RC on signal
 27#define HVOFFmaxperiod 1.1*Timerl2Freq //1.1,unit in ms, max pulse width of RC on signal
 28#define HVONminperiod 1.7*Timerl2Freq //1.7, unit in ms, minimum pulse width of RC off signal
 29#define HVONmaxperiod 2.2*Timerl2Freq //2.2,unit in ms, max pulse width of RC off
            signal
 30#define ADCScale 3.3/1023.0 //ADC scale \frac{31}{44} #define Calibrated Scale 0.7 //calibrated input and output voltage scale factor<br>
\frac{31}{44} #define InputVScale 0.4327/0.4338/0.4596/0.4598 //0.3197 //, Calibrated on 06102017 //0.324 //Calibrated on March 20
 \begin{tabular}{c|c|c|c|c|c} \hline & 06102017 // 0.324 // Calibrated on March 2017 \\ \hline 33 & # define InputVOffset 2.0681// 1.8397// 1.0663// 2.5139 // -0.0686 //, Calibrated on 06102017 // 0.5296 // Calibrated on March 2017 \\ 34 & # define InputIScale 0.0197// 0.0213// 0.021// 0.0143 //, Calibrated on 06102017// 0.0323 Calibrated on March 2017 \\ \hline \end{tabular}35#define InputIOffset -9.3941// -9.6692//-9.4371//-7.8522 //, Calibrated on 06102017//-17.031 Calibrated on March 2017 06102017//56.577 //Calibrated on March 2017<br>
#define OutputVOffset 534.23//367.65//225.48//-266.63 //342.97 //,Calibrated on<br>
06102017//132.27 //Calibrated on March 2017<br>
38 #define TempScale 1.0/(0.005*(100.0/24.9+1.0))*
39#define TempOffset 15.0 //change to 0 on June 3 //15 degree offset 40 #define AccScale 1.0/(100.0/24.9+1.0)*ADCScale/CalibratedScale
41 #define AccOffset 0.0
42 #define LogicBVScale 0.0059 //0.0065, Calibrated on Dec 04, 2016 43 #define LogicBVOffset -0.3132 //1053, Calibrated on Dec 05, 2016 44 //Sanity check value
45 #define MaxTemp 130.0 46#define MaxInputV 250.0 //*CalibratedScale
47#define MinInputV 150.0 //*CalibratedScale //145 48 #define MaxInputi 4.8 //*CalibratedScale //if set as 4 A, can't even start 49 #define MaxOutputV 45000.0 //*CalibratedScale
50#define MinOutputV 0 //30000.0 //
j1 #define MinLogicBV 2.9 //*CalibratedScale 52 #define MaxLogicBV 4.5 //*CalibratedScale
53#define ScaleFrom1OTo8 255.0/1023.0 54 #define MaxLoc 524287 //2^19 - 1, for FRAM address 55//define desired control point
56#define DesiredOutputV 40500.0 //*CalibratedScale //unit in Volts , the full desired
           output voltage ,0.7 discount 57//define timer
58//#define EndTime 120 //unit in second 59
   60#endif /* XC..HEADER-maindefinition-H */
```
Listing **J.9:** Microcontroller c code **(ADC** module)

```
1/*
 2* File: dsPIC33FJ64GS606ADC. c 3 * Author: Yiou
 4 
5* Created on July 7, 2016, 9:41 AM
 6 
    * /7
 8 #i n c I u d e "dsPIC33FJ64GS606ADC.h"
 9
1o void initADC(int period)
\begin{bmatrix} 11 \\ 12 \end{bmatrix} { //We will use AN 0 -6, pair 0 - 3
13ADCONbits.SLOWCLK = 1; //ADC is clocked by auxiliary PLL. 14ADCONbits.FORM = 0; //Integer data format
```

```
ADCONbits.EIE = 0;//Interrupt generated after the first conversion is
15completed
                              //Convert even channel first
      ADCONbits. ORDER = 0;16
      ADCONbits.SEQSAMP = 0;
                                 /Shared S&H circuit and dedicated simultaneous sampling
17
                               //ADC clock = FADC/8 = 120MHz / 8 = 15MHzADCONbits.ADCS = 5;
18
19
       //Set PWVM as the trigger s
ource of ADC (changed to Timer 1)
20
                                    //ADC Pair 0 triggered by Timer 1
      ADCPCObits.TRGSRCO = 12;
21
                                    //ADC Pair 1 triggered by Timer 1
      ADCPC0bits.TRGSRC1 = 12;
22
                                    //ADC Pair 2 triggered by Timer 1
      ADCPClbits.TRGSRC2 = 12;
23
      //ADCPClbits.TRGSRC3 = 12;
                                     //ADC Pair 3 triggered by Timer 1
24
25
26
       //Clear pair ready bit
27
      ADSTATbits.PORDY = 0;
                                    //Clear all pairs data ready bit
                                    //Clear all pairs data ready bit
      ADSTATbits.PIRDY = 0;
28
                                    //Clear all pairs data ready bit
      ADSTATbits.P2RDY = 0;
29
      //ADSTATbits.P3RDY = 0;
                                     //Clear all pairs data ready bit
30
31
      //Set interrupt
32
       //ADCPC0bits.IRQEN0 = 1;
                                        //Enable ADC Interrupt pair 0
33
      IFS6bits.ADCPOIF = 0;
                                  //Clear ADC Pair 0 interrupt flag
34
      IEC6bits.ADCPOIE = 1;
                                  //Enable the ADC Pair 0 interrupt
35
      IFS6bits.ADCP1IF = 0;
                                  //Clear ADC Pair 1 interrupt flag
36
       IEC6bits.ADCP1IE = 1;
                                  //Enable the ADC Pair 1 interrupt
37
                                  //Clear ADC Pair 2 interrupt flag
      IFS7bits. ADCP2IF = 0;38
      IEC7bits.ADCP2IE = 1;
                                  //Enable the ADC Pair 2 interrupt
39
      //IFS7bits.ADCP3IF = 0;
                                   //Clear ADC Pair 3 interrupt flag
40
       //IEC7bits.ADCP31E = 1;
                                    //Enable the ADC Pair 3 interrupt
\overline{41}42
      //Set the PWM trigger
43
       //TRGCON1bits.TRGDIV = 15; //Set the trigger event to divide by 16
44
    //TRGCON1bits.TRGSTRT = 0; // enable Trigger generated after 0 PWM cycles
45\,//TRIG1 = period; //Trigger every time when it reaches to the period.
46
47}
48
  void EnableADC()49
50\,{
      ADCONbits .ADON = 1;
5152
  }
53
  void DisableADC()
5455 {
      ADCONbits .ADON = 0;
56
57\,}
```
Listing **J.10:** Microcontroller header code **(ADC** module)

```
* File: dsPIC33FJ64GS606ADC. h
\overline{2}* Author: Yiou He
3
   * Comments: header file of the dsPIC33FJ64GS606 ADC unit
   * Revision history: v1
\tilde{5}\, 6
   * /\overline{7}// This is a guard condition so that contents of this file are not included
  // more than once.
\alpha10 #ifndef XC_HEADER_ADC_H
  #define XG.HEADERADCH
11
12
#include <xc.h> // include processor files - each processor file is guarded.
  #include "p33FJ64GS606.h"
  #include "stdio.h"
16 \#include "string.h"
17
18
  void initADC(int period);
void EnableADC () ;
```
Listing **J.11:** Microcontroller c code (Clock module)

```
1/*
 2* File: dsPIC33FJ64GS606CLK. c
 3 * Author: Yiou
 4 
    * Created on July 7, 2016, 9:55 AM
 5<sub>5</sub>6
    *7
   8 #incliude "dsPIC33FJ64GS606CLK.h"
 9
10 void initCLK () //working, tested on 7/5/2016
\begin{bmatrix} 11 \\ 12 \end{bmatrix} \begin{bmatrix} //Tune the OSC
13<sup>OSCTUNbits.TUN = 0b111011; //Tune the frequency to lower</sup>
14/* Configure Oscillator to operate the device at 29.84 Mhz
15 Fose = Fin*M/(N1*N2), Fcy=Fosc/2Fosc= 7.37*(64) / (4*2) = Mhz for Fosc, Fcy = 29.84 Mhz Under this condition, Icc = 61 mA) */Under this condition, \text{Icc} = 61 \text{ mA} */
18 /* Configure PLL prescaler , PLL postscaler , PLL divisor */
19
20 PLLFBD = 62; /* M = PLLFBD + 2, working */<br>21 CLKDIVbits.PLLPOST = 1; /* N1 = 4, working, if PL
21 CLKDIVbits.PLLPOST = 1; /* NI = 4, working, if PLLPOST = 0, N1 = 2*
22 CLKDIVbits.PLLPRE = 0; /* N2 = 2, working *22 CLKDIVbits.PLLPRE = 0; /* N2 = 2, working */<br>
23 //Check FRCDIV, working CLKDIVbits.FRCDIV = 1; /* Divide FRC with 2*/<br>
24 while (OSCCONbits.LOCK != 1); /* Wait for P11 to Lock */
        while (OSCCONbits. LOCK != 1);25//OSCCONbits.NOSC =
26//Reference CLK output (OSC2 should be set as general 10 to enable this function
              working)
27//REFOCONbits.ROSEL = 0; // Reference Clock Source Select System Clock
        28//REFOCONbits.RODIV = 15; //Divide the main clock by 32768, Fosc is 80MHz,
             Reference CLK should be 2.41 kHz
29//REFOCONbits.ROON = 1; //Reference Oscillator is enabled at pin 40
30
<sup>31</sup> /* Now setup the ADC and PWM clock for 120MHz<br>
\frac{32}{(FRC * 16)} / APSTSCLR ) = (7.37 * 16) / 1
     ((FRC * 16) / APSTSCLR ) = (7.37 * 16) / 1 = * 120MHz*/<br>ACLKCONbits.FRCSEL = 1; /* FRC provides input for Au
33ACLKCONbits.FRCSEL = 1; /* FRC provides input for Auxiliary PLL (x16) */
                                           /* Auxiliary Oscillator provides clock source for
     PWM & ADC */<br>ACLKCONbits.APSTSCLR = 7;
35ACLKCONbits.APSTSCLR = 7; /* Divide Auxiliary clock by 1 */
36ACLKCONbits.ENAPLL = 1; /* Enable Auxiliary PLL */
        37while (ACLKCONbits.APLLK != 1); /* Wait for Auxiliary Pll to Lock */
38 }
```
Listing **J.12:** Microcontroller header code (Clockmodule)

```
2* File: dsPIC33FJ64GS6O6CLK. h
3 * Author: Yiou He
  4* Comments: header file of the dsPIc33FJ64GS6O6 CLK unit
5 * Revision history : v1
6
   * /7
  8//This is a guard condition so that contents of this file are not included
  9//more than once.
10 #ifndef XC_HEADER_CLK_H
11 #define XC_HEADER_CLK_H
12
13#include <xc .h> // include processor files - each processor file is guarded.
14 #include "p33FJ64GS6O6.h"
15#include "stdio .h"
```

```
16 #include "string.h"
17
18 void initCLK();
19
20 #endif /* XC_HEADER_CLK_H */
```
Listing **J.13:** Microcontroller c code **(IO** module)

```
1 /*
 2* File: dsPIC33FJ64GS606IO. c
 3 * Author: Yiou
 4 
5* Created on July 7, 2016, 9:53 AM
    6 */
\overline{7}#include "dsPIC33FJ64GS606IO.h"
8
9
  void initIO() //working , tested on 7/4/2016
10
1\,1\mathbf{1}//Initialize the 10 port
12
       //Use PORT to read , use LAT to write
13
14
       //PortB (Pin 0-4 (ANALOG) , 6-7 (Enables), 8 (BT..DSR), 9-13, 15 as output , 14
       BT_DTR) as input)<br>LATB = 0x0000; //S
15\,//Set the latch to zeros for all
       TRISB = 0x401F; //ObOlO000000011111;
16
       //PORTC all output (RC12 & 14 as PGED and C)
1718\,LATC = 0x0000;TRISC = 0x0000;
19
       //PORTD all output (NOT USED)
20LATD = 0x0000; //RD4 - 7: 200VON, TBD, HV, Logic
21
       TRISD = 0x0000;
22
23
       //PORTE all output (REO - 3as PWM output)
       LATE = 0x0000;24
       TRISE = 0x0000;25
       //PORTF (RF4 - 5are RX and TX, RF2 - 3are RX and TX, RF6 is RCStop input)
26
       TRISF = 0x0014; //ObOO00000000010100
27
28
      LATF = 0x0000;29
       //PORTG (RG6-9 are SCK, SI, SO, CS, SI (RG7) is input)
30
       LATG = 0x0000;TRISG = 0x0080; //0b0000000010000000
31
       //Analog and comparator input setting
32
       //All analog and comparator pins are default as analog input , need to be set t
o 1
33
            when it 's used as digital pins
34
       //Using ANO - 4 as analog and comparator input , using AN 6-8, 10, 11, 14 as
           digital IO, not using AN5, 9, 15
       ADPCFG = 0xFFE0;35
       //Disable comparator pairs
36
37\,}
38
   void DischargeCaps()
//Start to discharge the input caps
39
40<sub>1</sub>{
       //LOGIC IS ON
41
       LATBbits LATB6 =
0;
42
       LATBbits .LATB7 =
0;
43
       LATDbits LATD4 =
0;
44\,LATDbits.LATD5 = 0;45LATDbits.LATD6 = 0;46
       LATDbits.LATD7 = 1;47
48 }
49\,void Precharge()
                          //Precharge the input caps
51\mathcal{L}52
       //200V is On
       LATBbits. LATB6 =
1;
53
       LATBbits. LATB7 =
0;
54
55
       LATDbits.LATD4 =
1;
```

```
56
       LATDbits. LATD5 = 0;
       LATDbits LATD6 = 0;57\,58
       LATDbits. LATD7 = 0;
59
  }
60
  void NormalOperation() //Connect 200V to the switches
61
62
       //200V is on
63
       LATBbits.LATB6 = 0;
64
65
       LATBbits.LATB7 = 1;66
       LATDbits.LATD4 = 1;LATDbits. LATD5 = 0;
67
       LATDbits. LATD6 = 0;
68
69
       LATDbits. LATD7 = 0;
70
  \mathcal{F}7\,\rm{I}72void HVon()
73
  {
       //HV is on
\sqrt{74}75\,LATDbits.LATD4 = 0;76\,LATDbits.LATD5 = 0;
77\,LATDbits.LATD6 = 1;
\!\!78LATDbits.LATD7 = 0;
79
  }
```
Listing **J.14:** Microcontroller header code (IO module)

```
* File: dsPIC33FJ64GS606IO. h
\overline{2}* Author: Yiou He
3
   * Comments: header file of dsPIC33FJ64GS606 10 file
\overline{4}5<sup>1</sup>* Revision history: v1
6 \mid*\overline{7}// This is a guard condition so that contents of this file are not included
\mathbf{8}9 // more than once.
10 #ifndef XC_HEADER_IO_H
11 #define XC_HEADER_IO_H
12
#include <xc.h> // include processor files - each processor file is guarded.
#include "p33FJ64GS606.h"
#include "stdio.h"
16 #include "string.h"
17<sup>18</sup> void initIO ();<br><sup>19</sup> void DischargeCaps ();
                               \frac{1}{s} //Start to discharge the input caps
   void Precharge (); //Precharge the input caps
   void NormalOperation(); // Connect 200V to the switches
   void HVon() ; //HV on, LED light on.
  #endif /* XC.HEADER.JO.H */
```
Listing **J.15:** Microcontroller c code (PWM module)

```
* File : dsPIC33FJ64GS606PWM. c
 2
   * Author: Yiou
 3
4
   * Created on July 7, 2016, 9:48 AM
\sqrt{5}6
   * /7
 8
  #include "dsPIC33FJ64GS606PWM.h"
9
10
  void initPWM(int period , int duty, int deadtime)
11
{
12
```
/ *

```
13
        PTCON = 0; //Disable PWM module<br>PTCON2 = 0; //Set the PWM resolu
14
                          //Set the PWM resolution to max 1.04 ns
        PTPER = period; //Set the primary time base (PWM period) to 500 kHz,
15
        1/500000/1.04 \text{ ns}<br>MDC = duty; //Se
16
                           MDC = duty; //Set the PWM duty cycle to 50%
        //Initiate PWM1
17
        PWMCON1 = 0 \times 0000; //Individual PDC control duty cycle, positive dead time PDC1 \approx duty; //Set the secondary PWM duty cycle
18\,19
                               //Set the secondary PWM duty cycle
20
        PHASE1 = 0;<br>DTR1 = deadline;21
        DTR1 = deadline; //PWMH deadtime is DTR1 * 1.04 ns<br>ALTDTR1 = deadtime: //PWML deadtime is ALTDTR1 * 1.04\text{ALTDTR1} = \text{deadtime}; //PWML deadtime is \text{ALTDTR1}*1.04 ns<br>IOCON1 = 0x0341; //Override PWM, not controlled by P
22
23
                                    IOCON1 = 0x0341; //Override PWM not controlled by PWM module
24
        //Initiate PWM2<br>PWMCON2 = 0x0000;
25
                                   PWMCON2 = 0x0000; //Individual PDC control duty cycle
        PDC2 = period;26
27
        PHASE2 = 0;<br>DTR2 = deadline;28
                                  //PWMH deadtime is DTR2*1.04 ns
29
        ALTDTR2 = deadtime; //PWML deadtime is ALTDTR2*1.04 ns<br>IOCON2 = 0x0341; //Override PWM, not controlled by 1
                                   IOCON2 = 0x0341; //Override PWM, not controlled by PWM module
30
31
        /*<br>;GPIO module controls PWMxH pin
32
       ;GPIO module controls PWMxL pin
33
       ;complementary PWM output mode
34
       overide enable for PWMxH
35
36
       overide enable for PWMxL
37
         ; override date 01
38\,overide syncronized to PWM time base
39* /40
   }
    id EnablePWM ()
vo
41
42
   {43
44TRISEbits.TRISE1 = 1; // Configure PWM1H/RE1 as digital input
        TRISEbits.TRISEO = 1; // Configure PWM1L/RE1 as digital input
45
        TRISEbits.TRISE3 = 1; // Configure PWM1L/RE3 as digital input
46
        TRISEbits.TRISE2 = 1; \frac{1}{2} Configure PWM2L/RE2 as digital input
47
48
        // Ensure output is in safe state using pull-up or pull-down resistors
49
        // Did not add pull-down resistors in the version , seems fine?
50
        IOCON1bits.PENH = 0; // Assign pin ownership
51
                                                               of PWMlH/RE1 to GPIO module
        IOCON1bits.PENL = 0; // Assign pin ownership
                                                               of PWMIL/RE0 to GPIO module
52
        \text{IOCON1bits.} \text{OVRDATA} = 1; // \text{Configure override state of the PWM outputs to } \text{IUCR}.53
        IOCON2bits.PENH = 0; // Assign pin ownership
of PWM1H/RE1 to GPIO module
54
55
        IOCON2bits.PENL = 0; // Assign pin ownership
                                                               of PWM1L/RE0 to GPIO module
                                                               state of the PWM outputs to
        IOCON2bits.OVRDAT = 1; // Configure override
56
57
        // desired safe state.
        IOCON1bits.OVRENH = 1; // Override PWMlH out
put
58
        IOCON1bits.OVRENL = 1; // Override PWM1L out
put
59
        IOCON2bits.OVRENH = 1; // Override PWMH out
60
                                                              put
        IOCON2bits.OVRENL = 1; // Override PWM1L out
                                                              put
61
        PTCONbits.PTEN = 1; // Enable PWM module
62
63
64
65
        //Remove override
        IOCON1bits.OVRENH= 0; // Remove override
for PWM1H output
66
        IOCON1bits.OVRENL = 0; // Remove override
for PWM1L output
67
        IOCON2bits.OVRENH = 0; // Remove override
for PWM1H output
68
        IOCON2bits.OVRENL = 0; // Remove override
for PWM1L output
69
70
        //delay(100); //for(int i = 0;i <= 10; i++); // Introduce a delay greater than one
71full PWM cycle
        IOCONlbits.PENH = 1; // Assign pin ownership of PWM1H/RE1 to PWVM module
72
73
        IOCON1bits.PENL = 1; // Assign pin ownership of PWMIL/REO to PWM module
        IOCON2bits.PENH = 1; // Assign pin ownership of FWM1H/RE3 to PWM module
74
        IOCON2bits.PENL = 1; // Assign pin ownership of PWM1L/RE2 to PWM module
75
{\bf 76}77\,}
78
```

```
void DisablePWM()
 80
   {
 81
        //Disable PWM
       PTCONbits.PTEN = 0;
 82
       // Have to add the similar procedure to make sure the switches are turned off to
 83
            the correct states.
        TRISEbits.TRISE1 = 0; // Configure PVMH/RE1 as digital output
 84
        TRISEbits.TRISEO = 0; // Configure PWM1L/RE0 as digital output
 85
        TRISEbits.TRISE3 = 0; // Configure PVWM/RE3 as digital output
 86
        TRISEbits.TRISE2 = 0; // Configure PWM2L/RE2 as digital output
 87
 88
 89
        LATEbits.LATE1 = 0; // PMMH = 090
        LATEbits. LATEO = 1; //PWM1L = 191
        LATEBits. LATE3 = 1; // PWM2H = 092
        LATEbits.LATE2 = 0; // PWM2L = 193
        TRISEbits.TRISE1 = 0; /*Configure PWMI/RE1 as digital input
TRISEbits.TRISEO = 0; // Configure PWM1L/RE1 as digital input
94
95
       TRISEbits.TRISE3 = 0; // Configure PWM2H/RE3 as digital input
 96
       TRISEbits.TRISE2 = 0; // Configure PWM2L/RE2 as digital input
97
        // Ensure output is in safe state using pull-up or pull-down resistors
98
99// Did not add pull-down resistors in the version , seems fine?
100
101
       IOCON1bits.PENH = 0; // Assign pin ownership of PWMIH/RE1 to GPIO module
        IOCON1bits.PENL = 0; // Assign pin ownership of PWM1IL/REO to GPIO module
102
        IOCON1bits.OVRDAT = 1; // Configure override state of the PWM outputs to
103
        IOCON2bits.PENH = 0; // Assign pin ownership of PWM2H/RE1 to GPIO module
104
       IOCON2bits.PENL = 0; // Assign pin ownership of PWM2L/RE0 to GPIO module
105
        IOCON2bits.OVRDAT = 2; // Configure override state of the PWM outputs to
106
107
       PTCONbits.PTEN = 0; // Disable PWM module
108
109
        * /110}
111
112
   /*void PrechargePWM()
113
   {
        TRISEbits.TRISE1 = 0; // Configure PWM1H/RE1 as digital input
114
        TRISEbits.TRISE = 0; // Configure PWMIL/RE0 as digital input
115
        TRISEbits.TRISE3 = 0; // Configure PVWM2/RE3 as digital input
116
        TRISEbits.TRISE2 = 0; // Configure PWM2L/RE2 as digital input
117
118
        //Control PWM output with GPIO
119
        LATEbits.LATE1 = 0; //PWM1H = 0
120
        LATEbits. LATEO = 1; // PWMIL = 1121
        \text{LATEbits}\cdot\text{LATE3} = 1; //PWM2H = 0
1\,22LATEBits. LATE2 = 0; //PWM2L = 11\,23124} */
125
   void PreparePWM()
126
1\,27{ TRISEbits.TRISE1 = 0; // Configure PWM1H/RE1 as digital input
128
       TRISEbits.TRISEO = 0; // Configure PWM1L/REO as digital input
129
       TRISEbits.TRISE3 = 0; // Configure PVM2H/RE3 as digital input
130
       TRISEbits.TRISE2 = 0; // Configure PWM2L/RE2 as digital input
131
        // Ensure output is in safe state using pull-up or pull-down resistors
132
        // Did not add pull-down resistors in the version , seems fine?
133
134
        IOCONlbits.PENH = 0; // Assign pin ownership of
PWM1H/RE1 to GPIO module
135
        IOCON1bits.PENL = 0; // Assign pin ownership of
PWM1L/REO to GPIO module
136
        IOCON1bits.OVRDAT = 1; // Configure override st
                                                          ate of the PWM outputs to
137
        IOCON2bits.PENH = 0; // Assign pin ownership of
                                                           PWM2H/RE1 to GPIO module
138
        IOCON2bits.PENL = 0; // Assign pin ownership of
PWM2L/REO to GPIO module
139
        IOCON2bits. OVRDAT = 2; // Configure override state of the PWM outputs to
140
        // desired safe state.
141IOCON1bits.OVRENH = 1; // Override PWM1H output
142
       IOCONlbits.OVRENL = 1; // Override PWMIL output
143
       IOCON2bits.OVRENH = 1; // Override PWMIH output
144
       IOCON2bits.OVRENL = 1; // Override PWM1L output
145
```

```
146
        PTCONbits.PTEN = 1; // Enable PWM module
147
148
   - 1
149
   void ChangePD(int period, int duty, int deadtime)
150
151
   {
        \text{PTPER} = \text{period}; //Set the primary time base
152
       MDC = duty;153
                         //Set the PWM duty cycle to 50%
154
        PDC1 = duty;//Set the secondary PWM duty cycle
155
       PDC2 = duty;//Set the secondary PWM duty cycle
156
157
       DTR1 = deadline;//PWNMH deadtime is DTR1*1.04 ns
158
       ALTDTR1 = deadtime;
                                  //PWML deadtime is ALTDTR1*1.04 ns
       DTR2 = deadtime;
159
                                //PWMH deadtime is DTR2*1.04 ns
       ALTDTR2 = deadtime;
160
                                //PWML deadtime is ALTDTR2*1.04 ns
161
   }
162
163
void initChangePD(int period , int duty, int deadtime)
164
   \mathfrak{t}\text{PTPER} = \text{period}; //Set the primary time base
165
                         //Set the PWM duty cycle to 50%
166
       MDC = duty;167
       PDC1 = duty;//Set the secondary PWM duty cycle
168
       PDC2 = period;//Set the secondary PWM duty cycle
169
170
       DTR1 = deadline;//PMVH deadtime is DTR1*1.04 ns
       ALTDIR1 = deadtime;
171
                                  //PMVL deadtime is ALTDTR1*1.04 ns
172
       DTR2 = deadtime;
                                //PWMH deadtime is DTR2*1.04 ns
173
       ALTDTR2 = deadtime;
                                //FWML deadtime is ALTDTR2*1.04 ns
174
   }
```

```
Listing J.16: Microcontroller header code (ADC module)
```

```
* File: dsPIC33FJ64GS606PWM . h
3
   * Author: Yiou He
   * Comments: header file of dsPIC33FJ64GS606 PWM unit
\overline{4}\overline{5}* Revision history: v1
6
\overline{7}// This is a guard condition so that contents of this file are not included // more than once.
8
10 #ifndef XC_HEADER_PWM_H
  #d e fine XCJIEADER.PWMH
1112
#include <xc.h> // include processor files - each processor file is guarded.
#include "p33FJ64GS606.h"
#include "stdio.h"
#include " string.h"
17 \#include "math.h"
#include "main.PWMoutputDefinitions.h"
19
20 void initPWM(int period, int duty, int deadtime);<br>21 void EnablePWM(); //Start PWM in complement mo
                         //Start PWM in complement mode<br>//Disable PWM
21
  void Disable PWM();
22
   //void PrechargePWM(; //Precharge the high side 5V
   void PreparePWM(); //Assign pin ownership to IO pins, precharge the highside 5V
  void ChangePD( int period , int duty, int deadtime); //Change period, duty, deadtime
25
  void initChangePD( int period , int duty, int deadtime)
26
27
28
  #endif /* XC.HEADER.PWMHl */
```


¹ ²¹**/*** File: dsPIC33FJ64GS606SPI. **^c**

 $/$ *
```
3 * Author: Yiou
 4 
 5* Created on July 7, 2016, 9:44 AM
 6
 7
 8#include "dsPIC33FJ64GS606SPI.h"
 9
10 //init SPI 2 Module for external nonvolatile RAM
\begin{bmatrix} 11 \\ 12 \end{bmatrix} { void initSPI2 ()
12 { 13<sup>IFS2bits.SPI2IF = 0; // Clear the Interrupt flag</sup>
 14 IEC2bits.SPI2IE = 0; // Disable the interrupt
15
16 SPI2STAT = 0; //Clear status register<br>
17 SPI2CON1 = 0: //Clear control registe
 17 SPI2CON1 = 0; // Clear control register 1
 18 SPI2CON2 = 0; //Clear control register 2
19
20// SPI2CON1 Register Settings
 21 SPI2CONlbits.DISSCK = 0; // Internal serial clock is enabled
 22 SPI2CONIbits.DISSDO = 0; // SDOx pin is controlled by the module
 23 SPI2CON1bits.MODE16 = 0; // Communication is byte-wide (8 bits)
 24 SPI2CON1bits.MSIEN = 1; // Master mode enabled
25 SPI2CON2bits.FRMEN = 0; //Frame mode
26SPI2CON2bits.FRMPOL = 0;
 27 SPI2CON1bits.SMP = 0; \frac{1}{1} Input data is sampled at the middle of data output time
 28SPI2CON1bits.CKE = 1; // Serial output data changes on transition from
29SPI2CON1bits.PPRE = 3; //Postscale clock to 1:1
        SPI2CON1bits.SPRE = 5; //Prescale clock to 1:1
\begin{array}{c|c|c|c|c} \n\text{31} & \text{//} & \text{Idle clock state to active clock state} \\
\text{SPI2CON1bits.CKP} & = 0; // \text{Idle state for c} \n\end{array}SPI2CON1bits.CKP = 0; \frac{1}{2} Idle state for clock is a low level;
33
34// Interrupt Controller Settings
35<br>\begin{array}{c} 35 \\ 36 \end{array} //C1FEN1bits.FLTEN11 = 0;<br>IFS2bits.SPI2IF = 0; //
36IFS2bits.SPI2IF = 0; // Clear the Interrupt flag
37IEC2bits.SPI2IE = 0; // Disable the interrupt
38 } 39
40 void EnableSPI2()
41 
\begin{bmatrix} 41 \\ 42 \end{bmatrix} SPI2STATbits. SPIEN = 1;
43}
44
45 void DisableSPI2()
46 
^{46}_{47} {<br>SPI2STATbits. SPIEN = 0;<br>^{48}_{48} }
48 } 49
50//send one byte of data and receive one back at the same time void write SPI2 (unsigned int in)
    void writeSPI2(unsigned int in)
52 { \begin{array}{rcl} 53 \\ 54 \end{array} int i = 0;<br>SPI2STATbi
55 SPI2STATbits.SPIROV = 0;<br>SPI2BUF = in 1/7SPI2BUF = in; // write to buffer for TX
56while(SPI2STATbits.SPITBF); // wait for transfer to complete
57//in = SPI2BUF; // avoid overflow when reading
57 \begin{array}{c} f \text{ in } = \text{SPI2BUF};\\ 58 \text{ for } (i = 0; i \leq 1; i++);\\ 59 \text{ } // \text{ writeSPI} \end{array}59} // writeSPI
60
61void write.enable (void)
62 { 63RAM.enable () 64 write SPI2 (WRENABLE);
65 RAM<sub>-disable();</sub>
66 } 67
68void write-disable (void)
69 {
70 RAM_enable();
```

```
71w r it e S P I2 (WR.DISABLE);
 72
         RAM\_display();
 73
     }
 \overline{74}75
     void writeByte (unsigned int in , int long loc)
 76
     {
 77\,RAM..enable () ;
          w r it e S P I2 (WENABLE);
 78
 79
          RAM\_display(); //
                                    write_enable();
 80
          RAM-enable () ;
          writeSPI2 (WRITE)
 81
 82
          writeSPI2(loc \gg 16);writeSPI2(loc » 8);
 83
          writeSPI2 ( loc)
 84
 85
          writeSPI2( in)
 86
          RAM-disable();
 87
     }
 88
     unsigned int readByte(int
long loc)
 89
 90
     {
         int i = 0;
 Q<sub>1</sub>92
         unsigned int r;
 93
         RAM.enable () ;
 94
         writeSPI2 (READ);
 95
          writeSPI2(loc \gg 16);writeSPI2(loc \gg 8);
 96
 97
         writeSPI2(loc);
         r = readSPI2();
 98
 99
         for (i = 0; i \leq 1; i++);
100
         RAM<sub>-disable</sub>();
101
         return r;
102
    }
103
104
       unsigned int readSPI2()
105
    {
        //int i =0;
106
107
        unsigned int out = -1;
108
        SPI2STATbits.SPIROV = 0;
109
        SPI2BUF = 0x13;// initiate bus cycle
110
        while (!SPI2STATbits .SPIRBF);
         /*Check for Receive buffer full
status bit of status register*/
111
112
        if (SPI2STATbits .SPIRBF)
113
        { //SPI2STATbits.SPIROV = 0;
114
             // for (i = 0; i \Leftarrow 0; i++);
115
116
             out = SPI2BUF;byte read */
117
        }
118
119
        return out;
                                              /* RBF bit is not set return error*/
   I
120
121
    int long ReadID()
123\mathcal{L}124
        int long r = 0;
        RAM_enable();
125
126
        writeSPI2 (RDID);
        r = readSPI2();
127
128
        RAM\_display();
129
        return r ;
130
   }131
   int long SendThroughSPI(int Recorder, double InputVoltage, double InputCurrent, double
132
        OutputVoltage ,double Temperature, int long loc)
133
   {
        writeByte (Recorder , loc)
134
135
        \log<sup>++;</sup>
        writeByte (((unsigned int ) InputVoltage) » 2, loc); //200 V corresponds to 626
136
137
        loc++;
```

```
138 writeByte (((unsigned int)Input Current) \gg 2, loc);<br>
139 loc ++;
        10c++;140 writeByte(((unsigned int)OutputVoltage) > 2, loc); //40 kV corresponds to 682<br>141 loc++:
        10c++;
142 writeByte(((unsigned int)Temperature) >> 1, loc); //usually around 300, maximum
             with hot water is 375
143 loc + +;
144 if (\text{loc} \geq \text{MaxLoc}) \text{loc} = \text{MaxLoc};
145 return loc;
1-16 }
```
Listing **J.18:** Microcontroller header code **(SPI** module)

```
2* File: dsPIC33FJ64GS606SPI. h
3* Author: Yiou He
 4* Comments: header file of dsPIC33FJ64GS606 SPI unit
5* Revision history : v1
6
   *7
8// This is a guard condition so that contents of this file are not included
  9// more than once.
10 #ifndef XC.IEADER.SPI.H
11 \#define XC_HEADER_SPI_H
12
1:3 #include <xc.h> // include processor files - each processor file is guarded.
14 #include "p33FJ64GS606.h"
15#include "stdio.h"
16 #include "string.h"<br>17 #include "main_PWM
  17#include "main.PWMoutputDefinitions .h"
18
19#define WR.ENABLE 6
20 #define WR.DISABLE 4
21 #define RD.STATUS 5
22 #define WRSTATUS 1
23#define READ 3
24 #define WRITE 2
25#define RDID Ox9F
26 #define RAMCS LATGbits.LATG9
27 \neq define RAM_enable() RAMCS = 0
28 \#define RAM<sub>-</sub>disable() RAMCS = 1;
29
30 void initSPI2();
31 void EnableSPI2();
32 void DisableSPI2();
33void writeSPI2 (unsigned int in);
34unsigned int readSPI2();
35 void write_enable (void);<br>36 void write_disable (void)
  void write_disable (void);
37void writeByte(unsigned int in,int long loc);
38unsigned int readByte(int long loc);
39int long ReadID(;
40 int long SendThroughSPI( int Recorder, double InputVoltage ,double InputCurrent ,double
       OutputVoltage , double Temperature, int long loc);
41
42 \#endif /* XC_HEADER_SPL_H */
```
Listing **J.19:** Microcontroller c code (Timer module)

```
2* File: dsPIC33FJ64GS6O6TIMER. c
3* Author: Yiou
4 
5 * Created on July 7, 2016, 9:55 AM
  *6
```

```
7
 8#include "dsPIC33FJ64GS606TIMER.h"
 9
10 void initTimerl(int ADCperiod) //working, tested on 7/5/2016
11{ 12//Scale Timer 1
13 //If Fey = 29.49 MHz, divided by 64, Timer is clocked by 460.78 kHz. Then Ims is
            460;
14 T1CONbits.TCKPS = 2;
|P_{15}| PR1 = ADCperiod;
16 } 17
18 void EnableTimerl ()
19 
20 TlCONbits.TON = 1;
21} 22
23void initTimer2 () 24 {
25//Scale Timer 2
26 //If Fcy = 29.49 MHz, divided by 64, Timer is clocked by 460k kHz. Then 1ms is
           460;
27T2CONbits.TCKPS = 2;
28 PR2 = IC1timer2Period; //~3 ms
29 } 30
31void EnableTimer2()
32 { 33T2CONbits.TON = 1;
34 } 35
36 void initIC1()
37 {
38IClCONbits.ICTMR = 1; //select Timer 2 as the source
       39IC1CONbits.ICI = 1; //Interrupt generate every second event (second rising edge
40 IC1CONbits.ICM = 1; //Mode is to detect every rising and falling edge. 41
42// Enable Capture Interrupt And Timer2
43 IPCObits.IC1IP = 1; // Setup 101 interrupt priority level 44 IFSObits. IC1IF = 0; // Clear IC1 Interrupt Status Flag 45IECObits. IC1IE = 1; // Enable ICI interrupt
  \vert \}47
48 void initTimer45(int EndTimeMSB,int EndTimeLSB) //working, tested on 7/5/2016
\begin{array}{c|c} 49 & 6 \\ 50 & 6 \end{array}50//If Fey = 29.49 MHz, divided by 256, Timer is clocked by 115.195 kHz. Then Ims
           is 115.195, 230.3906;
51T4CONbits. T32 = 1;
52T4CONbits.TCKPS = 3;
53T5CONbits .TCKPS = 3;
TMR4 = 0;TMR5 = 0;56 PR4 = EndTimeLSB;57 PR5 = EndTimeMSB;
58
59//Set up interrupt
60IFS1bits.T4IF = 0;
61IFS1bits.T5IF = 0;
\begin{bmatrix} 62 \\ 63 \end{bmatrix} IEC1bits.T4IE = 0; //should not set to 1<br>IEC1bits.T5IE = 1:
       IEC1bits. T5IE = 1;64 }
65
66void EnableTimer45()
67 
\begin{bmatrix} 67 \\ 68 \end{bmatrix} { T4CONbits.TON = 1;
69T5CONbits.TON = 1;
70 }
```

```
71void DisableTimer45 ()
\!\!72\left.73\right.{
\!\!74T4CONbits .TON = 0;
\sqrt{75}T5CONbits. TON = 0;TMR4 = 0;76
        TMR5 = 0;77
78
   }
```
Listing **J.20:** Microcontroller header code (Timer module)

```
File: dsPIC33FJ64GS606TIMER.h
   * Author: Yiou He
3
   * Comments: header file of the dsPIC33FJ64GS606 TIMER unit
\ensuremath{4}\, 5
   * Revision history: v1<br>*/
\sqrt{6}\overline{7}// This is a guard condition so that contents of this file are not included
8<sup>8</sup>\overline{9}// more than once.
  #i f n d e f XCJIEADER.TIMERH
10<sup>1</sup>#define XC_HEADER_TIMER_H
1112
#include <xc.h> // include processor files - each processor file is guarded.
  #include "p33FJ64GS606.h"
  #include "stdio .h"
16 \#include "string.h"
#include "main-PWMoutputDefinitions. h"
18
  void initTimerl(int ADCperiod);
19
void EnableTimer1();
void initTimer2 ()
void EnableTimer2()
  void initTimer45(int EndTimeMSB,int EndTimeLSB);
23void EnableTimer45 () ;
25 void DisableTimer45();
26 void initIC1();
2728
  \#endif /* XC_HEADER_TIMER_H */
```
Listing **J.21:** Microcontroller **c** code (UART module)

```
* File: dsPIC33FJ64GS606UART. c
   * Author: Yiou
\mathcal{R}4
5* Created on July 7, 2016, 9:34 AM
6*
7
  #in clu d e "dsPIC33FJ64GS606UART.h"
8
9
10
  void initUART1()
11
  {
       U1MODEbits.STSEL = 0; // 1 Stop bit12
       U1MODEbits.PDSEL = 0; // No Parity, 8 data bits13
       UlMODEbits.ABAUD = 0; // Auto-Baud Disabled
14
       UlMODEbits.BRGH = 0; // Low Speed mode
15
16
      U1BRG = 1;17
is
       * ;29.49 MHz Fcy (64/16 x PLL with 7.37MHz FRC)
19
       ;191 = 9600 (+0.00%)
20
21
       ;95 = 19200 (+0.00%)
       ;47 = 38400 (+0.00%)
22
       ;31 = 56000 (+0.00%)
23
```

```
\begin{array}{rcl} 24 \\ 25 \end{array} \begin{array}{rcl} ;15 = 115200 & (+0.00\%) \\ & ;7 = 230400 & (+0.00) \end{array}230400 (+0.00)26 ;3 = 460800 (+0.00%)
 27 ;1 = 921600 (+0.00%)
28
         * /<sup>29</sup> /* ;58.98 MHz Fey (64/8 x PLL with 7.37MHz FRC <br>31 <b>;191 = 19200 (+0.00%)
29
 32 ; 95 = 38400 (+0.00%)
 33 347 = 56000 \left( +0.00\% \right)\begin{array}{rcl} 34 & ;31 = 115200 & (+0.00\%) \\ 35 & ;15 = 230400 & (+0.00) \end{array}315 = 230400 (+0.00)36 ;7 = 460800 (+0.00%)
37 ;3 = 921600 (+0.00%)
38
39U1STA = 0; //init status and control register , interrupt after one TX Character
              is transmitted
40 U1TXREG = 0 \times 0000;
41 //Bit 15-9: Unimplemented (0000000) 42 //Bit 8: Data bit 8 in 9-bit mode (0) 43 //Bit 7-0: Data bits 7-0 (00000000) 44
45 //Set interrupt
46 IPSObits .U1RXIF = 0;
47 IFSObits.U1TXIF = 0;
48 IECObits.U1RXIE = 1;
49 IECObits.U1TXIE = 1;
^{50} //IPC2bits.U1RXIP = 0b111;
52void EnableUART1()
53{ 54 U1MODEbits.UARTEN = 1; //Enable UART
55 Nop () ;
56 U1STAbits.UTXEN = 1; //Enable UART transmit Nop();
58 } 59
60void DisableUART1()
61 f
62<br>
63
100 Nop();<br>
63
100 Nop();
64 U1STAbits.UTXEN = 0; //Enable UART transmit Nop();
66 } 67
68//UART2 for the bluetooth
69void initUART2()
70 { V2MODEbits.STSEL = 0; // 1 Stop bit<br>
V2MODEbits.PDSEL = 0; // No Parity, 8 data bits<br>
V2MODEbits.ABAUD = 0; // Auto-Baud Disabled<br>
V2MODEbits.BRGH = 0; // Low Speed mode
75
76 U2BRG = 15;
77
78* ;29.49 MHz Fcy (64/16 x PLL with 7.37MHz FRC) 79 ;191 = 9600 (+0.00%)
80 ;95 = 19200 (+0.00%)
81;47 = 38400 (+0.00%)
82 ;31 = 56000 (+0.00%)
83 ;15 = 115200 (+0.00%)
\begin{array}{rcl}\n 84 \\
 85 \\
 \hline\n 324000 & (+0.00) \\
 3540800 & (+0.00\%)\n \end{array}85 ;3 = 460800 (+0.00%)
86 1 = 921600 (+0.00%) 87
        * /88
89 U2STA = 0; //init status and control register , interrupt after one TX Character
              is transmitted
```

```
90 U2TXREG = 0 \times 0000;
 91//Bit 15-9: Unimplemented (0000000)
 92 //Bit 8: Data bit 8 in 9-bit mode (0)
          93//Bit 7-0: Data bits 7-0 (00000000)
 94
 95//Set interrupt
 96 IFS1bits.U2RXIF = 0;<br>97 IFS1bits.U2TXIF = 0;
          IFS1bits.U2TXIF = 0;98IEClbits.U2RXIE = 0;
^{99}IEC1bits.U2TXIE = 1;<br>^{100} //IPC2bits.U1RXIP =
    100//IPC2bits.UlRXIP = ObIll;
101 } 102
103void EnableUART2()
104 { 105U2MODEbits.UARTEN = 1; //Enable UART
106 Nop();<br>107 U2STAbits.UTXEN = 1;
                                          107U2STAbits.UTXEN = 1; //Enable UART transmit
108 Nop();
109 LATBbits.LATB8 = 1; //Set DSR pin high
110 }
111 void WriteScreen (char s[50])
112 {
113char *p;
\begin{array}{c|c}\n 114 \\
 115\n \end{array} p = s;
          115while (*p)
\begin{array}{c|c} 116 \\ 117 \end{array} {
                while (!(U1STAbits.TRMT)) {}
118 U1TXREG = *(p++);
119 } 120} 121 void WriteBluetooth (char s [50])
122 {
\begin{array}{c|c}\n 123 \\
 124\n \end{array} char *p;
\begin{array}{c|c}\n 124 \\
 125\n \end{array} p = s;
          125while (*p)
\begin{array}{c|c}\n 126 \\
 127\n \end{array} {
                127while (!(U1STAbits.TRMI')) {}
128 U2TXREG = *(p++);
129 } 130 } 131
132 void WriteScreenADCdata(int FlagE, double InputVoltage, double InputCurrent, double
          OutputVoltage , double Temperature , double LogicBV, double AccX, double AccY, double
          AccZ)
133{ 134 char buf[3];
135<br>
135 sprintf(buf, "%d", FlagE);<br>
WriteScreen(buf);
136 136 WriteScreen (buf);<br>137 WriteScreen ("\r\n
137 WriteScreen("\r\n")
138sprintf(buf,"%.2f" ,InputVoltage); //*InputVScale + InputVOffset
139 WriteScreen (buf);
140 WriteScreen ("\r\n")
141 sprintf(buf,"%.2f" ,InputCurrent); //*InputIScale + InputlOffset
142 WriteScreen (buf);
143 WriteScreen (\sqrt[n]{r\cdot n})144 sprintf (buf,"%.2f" ,OutputVoltage) ; //*OutputVScale + OutputVOffset
145 WriteScreen (buf);<br>146 WriteScreen ("\r\n
146 WriteScreen(\sqrt[n]{r}\n)<sup>n</sup>
147 sprintf (buf,"%.2f" ,LogicBV) ;//LogicBV*LogicBVScale + LogicBVOffset)
147 sprintf(buf,"%.2f<br>
148 WriteScreen(buf);
149 WriteScreen ("\r\n\}r\n\;
150 sprintf (buf, \frac{1}{2} \frac{151 WriteScreen(buf);<br>152 WriteScreen("\r\n
          WriteScreen("\r\n'');
153}
```
Listing **J.22:** Microcontroller header code (UART module)

```
1/*
 2* File: dsPIC33FJ64GS606UART. h
 3 * Author: Yiou He
 <sup>4</sup> * Comments: header file for the UART function<br>
<sup>5</sup> * Revision history: v1
    5 * Revision history : v1
 6
    *7
 8// This is a guard condition so that contents of this file are not included
 9#ifndef XClIEADER.UART.H
10 #define XCMIEADERUARTJI
11
12 #include <xc.h> // include processor files - each processor file is guarded. 13#include "p33FJ64GS606.h"
14 #include "stdio .h"
15#include "string .h"
16#include "main.PWMoutputDefinitions.h"
17
18 void initUART1();
19 void initUART2()
20 void EnableUART1() ; //StartUART1
21 void EnableUART2(); //StartUART2
22 void DisableUART1();
23 void WriteScreen (char s [50]) ; //Write texts on the screen<br>24 void WriteBluetooth (char s [50]) ; //Write texts to the bluetooth<br>25 void WriteScreenADCdata (int.double.double.double.double.double.double.
25<sup>void WriteScreenADCdata(int,double,double,double,double,double,double,double,double,double);</sup>
27#endif /* XCIEADERUARTH */
```
J.2 HVAC

J.2.1 Non-resonant topologies

```
Listing J.23: Shell code to simulate the weight of the example converter in Fig. 5-7
```

```
1 cle , clear all
 2
 3global Requirement Design rawl raw2 raw3 raw4 raw5 raw 4
 5Date = 'xxx';
 6 Vin_range = 100;
   7 % Peak amplitude of the secondary voltage that one hope to achieve (V) \text{Vo-range} = 1000:1000:10000;9 % Output power desired (W)
10 Po<sub>-range</sub> = 200;
11% Winding Pattern Index: 1 inidcates center leg winding , 2 indicates double 12 Winding.Pattern = 1;
13 % Hypothesis: record why you want to run the sim
14 Hypothesis = \left[ \text{'xxx'}\right];
15\% Notes: record any changes you made to the code 16 Notes = 'xxx':
  \begin{array}{rcl} \text{Notes} &=& \text{'xxx'}; \end{array}17
18 filename = \text{strcat}(\text{Date}, '.'', 'xxx, x \, \text{lsx}'));
19 SheetNumber = 1;
20 Infosheetname = streat ( 'SimInfo ',num2str(SheetNumber))
21 ResultDatasheetname = strcat ('ResultsData', num2str (SheetNumber));
22 FBinvertersheetname = strcat ('FBData' ,num2str(SheetNumber))
23 % RunNumber always starts with 1
24 RunNumber = 1;
```

```
25
26% Read the core loss xlsx
27corelossfile = 'CoreLossData.xlsx';
28[num, txt ,rawl] = xlsread(corelossfile , 'Freq');
29[num, txt, raw2] = xlsread(corelossfile, 'Bfield');<br>30[num, txt, raw3] = xlsread(corelossfile, 'Ploss');
\begin{bmatrix} 30 \\ \text{num}, \text{txt}, \text{raw3} \end{bmatrix} = \text{xl} \cdot \text{s1} \text{w2} \cdot \text{s2} \text{v3} \cdot \text{s3} \text{v4} \cdot \text{cm}\begin{bmatrix} 31 \\ 1 \end{bmatrix} [num, txt, raw4] = xlsread (corelossfile, 'BSAT')
32[num,txt,raw4] = xlsread(corelossfile,'BSAT'<br>32[num,txt,raw5] = xlsread(corelossfile,'MU');
33
34\% Read the core size xlsx<br>35\degree coresizefile = 'CoreSizeD
   35coresizefile = 'CoreSizeData. xlsx
36[num, txt , raw] = xlsread ( coresizefile , 'Ecore');
37
38% Read the FET and CAP xlsx
39FETCapfile = 'MOSFErs and Capacitor Masses. xlsx
40FETsheetname = 'Component Masses..FETs';
41CAPsheetname = 'Component Masses-Capacitors';
42
43[num, txt ,rawFET] = xlsread (FETCapfile , FETsheetname);
44[ml,n1] = size(maxFET);
45 ColumnName = \text{rawFET}(1,:);
46Vsw-term = 'voltage rating '; %V
47Isw.term = 'current rating '; %A
48 \text{Wsw-term} = 'avg. \text{ mass (g)}'; %49Asw-term = 'Area'; %nm2
50 Wsw = cell2mat (rawFET (2: end, find (ismember (ColumnName, Wsw_term))));
51 Isw = cell2mat (rawFET(2:end, find (ismember (ColumnName, Isw<sub>-term</sub>)));
52 \text{ Vsw} = \text{cell2mat}(\text{rawFET}(2:\text{end}, \text{find}(\text{ismember}(\text{ColumnName}, \text{Vsw-term}))))53Asw = cell2mat (rawFET(2:end, find (ismember(ColumnName, Asw-term))));
54
55<sup>[[num,txt,rawCAP] = xlsread(FETCapfile,CAPsheetname);</sup>
56[ml,n1] = size (rawCAP);57|ColumnName = rawCAP(1,:)58 VCAP_term = 'Voltage (kV)'; %W
59| CAP_term = 'Capacitance (uF)'; %uF
60 WCAP_term = 'avg. mass'; \%g
61 ACAP<sub>-term</sub> = 'Area'; %mm2
62WCAP = cell2mat (rawCAP (2: end, find (ismember(ColumnName, WCAP.term))));
63CAP = cell2mat (rawCAP(2:end, find (ismember(ColumnName, CAP-term))));
64VCAP = cell2mat (rawCAP (2: end, find (ismember (ColumnName, VCAP.term)))) *1000;
65 ACAP = \text{cell2mat}(\text{rawCAP}(2:\text{end}, \text{find}(\text{ismember}(ColumnName, \text{Asw-term}))));
66
67PCBdensity = 0.0033; %g/mmmn
68 TotalCap = 1; \%uF
69
70t iC
71 for i = 1:1: length(Vo_range)72 for Va = \text{linspace}(2* \text{Win-range}, \text{Vo-range}(i), 10)<br>73 NumberOfStage = \text{Vo-range}(i)/\text{Va}:73NumberOfStage = Vo-range(i)/Va;
74 G = Va/Vin\_range;
75Pa = Po.range/NumberOfStage;
76
<sup>77</sup> 77 <br><sup>78</sup> Suceed = Ecore actual
             Suced = Ecore_actualcore_E\_Vectorize_F function\_RTC (Date, RunNumber,Hypothesis , Notes , . .
<sup>79</sup> Vin<sub>-</sub>range, G, Pa, Va, Winding<sub>-</sub>Pattern);<br><sup>80</sup> if (Suceed = 1)
80<br>
81 81 if (Suceed = 1)<br>
NumberOfCop
                  NumberOfCopies(i) = NumberOfStage;82
83% Run FB inverter selection
V \text{swIndex} = \text{find} (V \text{sw} \geq 2*Va);
85 SWparallel = floor(4.*Pa/Va./Isw(VswIndex)) +1;86<br>SwitchWeight = 4*Wsw(VswIndex) . * SWparallel;<br>87 [MinSwitchWeight(i),mi] = min(SwitchWeight)
                   [MinSwitchWeight(i), mi] = min(SwithWeight);88 SWarea(i) = 4*Asw(VswIndex(mi))*SWparallel(mi);
89% Select Capacitors
90CAPseries = floor (2.*Va./VCAP) + 1;
91CAPparallel = floor (TotalCap. /(CAP./ CAPseries)) + 1;
```

```
92<br>CAPWeight = WCAP.* CAPseries.* CAPparallel;<br>[MinCapWeight(i).mil = min(CAPWeight):
                    93[MinCapWeight( i) ,mi] = min(CAPWeight);
 (A) CAParea(i) = ACAP(mi). CAPseries(mi). CAP parallel(mi)/2; % assume each cap
                          space has 2 soldered on.
 95 % PCB weight
 96<br>PCBWeight(i) = 2*(SWarea(i) + CAParea(i))*PCBdensity;<br>FBinverterWeight(i) = MinSwitchWeight(i) + MinCapWeight
                   97FBinverterWeight ( i) = MinSwitchWeight ( i) + MinCapWeight ( i) + PCBWeight ( i)
 98
 99 FBdata = [NumberOfCopies(i), MinSwitchWeight(i), MinCapWeight(i), PCBWeight(i), FBinverterWeight(i), FBinverterWeight(i)*NumberOfCopies(i)];
100
101 % Save Inductor Results
102 Design_excel = squeeze(struct2cell(Design));
103[row,col] = size(Design-excel(2,:));
104 Design_num = cell2mat (Design_excel (2,:));<br>
105 if (length (Design_excel (1,:)) >= 26)
                   if (length (Design-excel (1, :)) >= 26)106<br>
107<br>
107 if \left(\text{length}(\text{Design}\text{-}excel(1,:))\right) \geq 52<br>
108<br>
108<br>
107<br>
108<br>
108
108<br>
109<br>
109<br>
109<br>
109<br>
109<br>
108<br>
108<br>
108<br>
108<br>
109<br>
108<br>
108
                        109 end
110else
\begin{array}{c}\n\text{CharName} = \text{char}(64 + \text{length}(\text{Design}=\text{excel}(1,:)) - 26); \\
\text{end}\n\end{array}113xlswrite (filename , Design-num , ResultDatasheetname , strcat ( 'A' , num2str(5*
RunNumber -3),':',CharName, num2str(5*RunNumber + 1)));<br>
% Save FB results<br>
xlswrite(filename, [FBdata;FBdata;FBdata;FBdata;FBdata],
                        115 FBinvertersheetname , strcat ('A' , num2str (5*RunNumber -3), ': ', 'F',
                        num2str(5*RunNumber + 1)));
\text{RunNumber} = \text{RunNumber} + 1;117 end
118 end
119 end
120 %
121% Save Requirements
122 Requirement_excel = squeeze(struct2cell(Requirement))';
123 xlswrite (filename, Requirement_excel, Infosheetname);
124% Format Excel for easy to read
125xlswrite (filename , Design-excel (1 ,:) ,ResultDatasheetname)
126 exl = \arct{xserver} ('excel. application');
127
128savefile = 'xxx';
129 exlWkbk = exl .Workbooks. Open(strcat (savefile , filename)); 130 Worksheet = exlWkbk. Sheets. Item (3);131Worksheet. Rows. Item (1) .RowHeight = 60;
132 cells = Worksheet . Range(strcat('A1:',CharName,'1'));
133 cells \cdot ColumnWidth = 6;<br>134 set (cells \cdot Font \cdot 'Bold')
134 set(cells.Font, 'Bold', true);<br>135 exlWkbk.Save
   135exlWkbk. Save
136 exlWkbk. Close
137 exl. Quit
138toc
```
Listing **J.24:** Code to simulate the weight of the inductor in a resonant-transition boost converter (called in List **J.23)**

```
function y = Ecore_actualcore\_E-Vectorize_F function\_RTC (Date, RunNumber, Hypothesis,Notes ...
      2 Vin-range , G-range, Po-range , Vinsulation-max.range , Winding.Pattern) 3
  CodeName = 'Ecore_actualcore_E_Vectorize_Function_RTC.m';
5
6 % Lowest allowed transformer efficiency
  \text{standard} 7 = 0.95;
```

```
8% Max allowable temperature (C) 9Tmax = 90;
 10% Min allowable temperature (C) 11 Tmin = 25;
 12% Max allowable current density in the wire (A/m^2)
 13Jwmax = 500*100*100;
 14<sup>| %</sup> Minimal litz diameter one can get (m)<br><sup>15</sup>| MinLitzDia = 0.05024/1000; %AWG44, 0.0316 is AWG48, %0.03983 is AWG46
 16 % Dielectric strength of the insulation material (V/m) , discount 50%
 17 dielectricstrength_insulation = 0.5*200*1000*100; % IEFLON
 18% minimal air gap (m)
 19 \text{ mingap} = 100e-6;20
21 MinWinding = 1;
22% Maximum turns
23 MaxWinding = 50;
24% Incremental winding
25IncreN = 1;
26 % Maximum layer of winding
27 \text{ MaxMI} = 10;28% Incremental layers
29 IncreM<sub>l</sub> = 1;
30% Minimal wire diameter (m)
31MinWireSize = 0.079/1000; %AWG28, 0.35 mm is AWG29, 0.079 is AWG40
32% Maximum allowable weight (g)
33MaxWeight = 1000;
34% g/m3, density of the core
35 CoreDensity = 4.8*1000*1000;
36% g/m3, density of copper
37CopperDensity = 8.96*1000*1000;
38% g/m3, density of core insulation materials
39CoreInsulationDensity = 2.2*1000*1000; %TEFLON
   40% g/m3, density of wire insulation materials
41 WireInsulationDensity = 2.2*1000*1000; %IEFLON 42
43.% all discount factors
44% Bmax discount factor
45BSATdiscount = 0.75;
46% Actual core loss is always higher than the calculated 
47CoreLossMultiple = 1;
48% Maximum packing factor (copper area compared with total window area) 49maxpackingfactor = 0.7;
so % Minimum packing factor
51 minpackingfactor = 0.01;
52 % Winding factor of litz wire , assuming only 80% of wire size is copper 53LitzFactor = 0.8;
54\% Weight of bobbin as a faction of the core insulation 55\% BobbinWeightFactor = 0.5;<br>56\%57% The variables and constants in this section are predefined. Recommend
58 % users not change them unless necessary 59
6o % Simulation output variable section:
61% Requirement file output
62 field 1 = 'name';63valuel-req = { 'Date' , 'RunNumber' , 'Hypothesis', 'Notes', 'CodeName'
64 'Vin..range (V) ', 'G.range(V) ', 'Po.range(W) 
% (Vin_range(V)', 'G_range(V)', 'Po_range(W)',...<br>
"Vinsulation_max_range(V)', 'etaInductor', 'Tmin(C)', 'Tmax(C)', 'Jwmax(A/m2)'<br>
"MinLitzDia(m)', 'dielectricstrength_insulation(V/m)', 'min air gap (m)',...<br>
"Winding Patt
68'MinWireSize(m) 
"MinWindingTurns", "MaxWindingTurns", "MaxNumberOfLayer", "MaxWeight(g)",...<br>"CoreDensity(g/m2)", "CopperDensity(g/m2)", "CoreInsulationDensity(g/m2)",<br>"WireInsulationDensity(g/m2)", "BSAT_discount", "CoreLossMultiple'...<br>
74valuel._design = { 'Po(W) ' 'Vin(V) ' , 'Va(V) ' , 'Vinsulation.max (V) ' , 'fs (Hz) ' , 'matno'
<sup>75</sup> \begin{bmatrix} \text{75} \\ \text{76} \end{bmatrix} CoreMatFreq(Hz) \cdot, 'CenterL (m) \cdot, 'CenterT (m) \cdot, 'CoreAc(m2) \cdot, 'CoreWindowH(m) \cdot
```

```
CoreWindowW(m)', 'NumOfPri', ...
<sup>76</sup> \begin{array}{c} \n \begin{array}{c} \n \cdot \text{BcoreDensity(T)} \n \cdot \text{,} \\
 \cdot \text{WirePriIdensity(A/m2)} \n \end{array} \\
 \cdot \text{,} \\
 \dots\n \end{array}77'WirePri-Idensity (A/m2) ' ...
 78'WirePriNstrands ' , 'WirePri.per.layer ', 'WirePri.Nlayer
 79'CopperPackingFactor ' , 'PackingFactor', 'LossCore (W) ' , ...
80'LossCopper (W) ' , 'WeightCore(g) ' , 'WeightPri.copper (g) ' , 'WeightPri-Insu (g)
81'WeightCore.Insu (g) ' , 'TotalWeight (g) ', 'TempAbsolute (C) ' , 'L' , 'airgap (m)
             CoreIndex '};
82
\begin{array}{c} 83 \ 84 \ \text{value2\_req} = \{Da \} \end{array}84 value2.req = {Date , RunNumber, Hypothesis , Notes ,CodeName, Vin.range , G-range , Po-range
85 Vinsulation_max_range, etaInductor, Tmin, Tmax, Jwmax, ...
86MinLitzDia, dielectricstrength-insulation ,mingap ...
87Winding-Pattern , MinWireSize ,...
88 MinWinding, MaxWinding, MaxMl, MaxWeight, ...
89 CoreDensity , CopperDensity , CoreInsulationDensity , ...
90WireInsulationDensity , BSAT-discount , CoreLossMultiple ...
        91maxpackingfactor , minpackingfactor , LitzFactor , BobbinWeightFactor };
92value2.design = {[] ,{] ,[] ,[] ,[] ,[] , [] ,[] ,[] ,{] ,{] ,[] ,{] ,[] , ] -.. 93 [] ,[ ,[] ,[ ,[ ,[ ,[] ,[ ,[ H ,[ I ,...I 94 ||,||,95global Requirement Design rawl raw2 raw3 raw4 raw5 raw
96
97 % Save requirements
98 Requirement = struct (field1, value1-reg, field2, value2-reg);99 % Save design results
100 Design = struct (field1, value1_design, field2, value2_design);
101% Electrical constants. Normally there is no need to change
102 % ohm*m, resistivity of copper at 100C
103 \text{rou} = 2.3*1e-8;
104% /(ohm*m) , conductivity of copper
105 sigma = 1/rou;106% HA/m2, permeability of freespace
107 \text{ u0} = 4 * \text{pi} * 10^(-7);108 % F/m, permittivity of freespace
109 ebsl0 = 8.854*1e-12;
110<sup>o</sup> MAIN BODY OF THE CODE STARTS FROM HERE
111\frac{9}{6}.
112% Read the material properties to get the P at different B and F map from
113 % the CoreLossData. xlsx file
114% This map will be used to calculate core loss later on
115[m1, n1] = size(raw1);116 XCoreMAT = raw1(2: m1, 2);
117 XCoreFreq = cell2mat(raw1(2:m1,3:n1));118 [m1, n1] = size(range);
119XCoreBfield = cell2mat (raw2(2:ml,3:n1));
120 [ml,nl] = size (raw3);
121 XCorePloss = cell2mat(raw3(2:m1,3:n1));122 [m1, n1] = size(range);
123XCoreBSAT = cell2mat(raw4(2:ml,3:nl));
|124| [m1, n1] = |size (raw5);
125|XCoreMU = cell2mat(raw5(2:m1,3:n1));126
127 % Constant
128Pbar = 500; %500aW/cm3
129PFfactor = 1; 
130
131 % Draw out Pv plot vs B then interpolate
132 NoMat = m1-1;
133Ball = 0.001:0.001:1;
134 MATcolorvector = rand (NoMat, 3);
135 FreqFlag = zeros (size (1:1:NoMat));136 for i = 1:1:NoMat<br>DataSheetFreq
137<br>
138 DataSheetFreq = XCoreFreq(i, i \cdot \text{isnan}(XCoreFreq(i, :)));<br>
NoFreq = length (DataSheetFreq) /2;
        138NoFreq = length (DataSheetFreq) /2;
\text{139} colorvector = \text{rand}(\text{NoFreq}, 3);
140 for j = 1:1:NoFreq141 \%\text{Pv} = \text{ConstantA} * \text{Bfield} + \text{ConstantB}
```

```
\begin{array}{c} \text{ConstantA}(i,j) = (\log 10(\text{XCorePloss}(i,2*j)) - \log 10(\text{XCorePloss}(i,2*j-1)) ) / (\log 10(\text{XCoreBfield}(i,2*j)) - \log 10(\text{XCoreBfield}(i,2*j-1)) ); \\ \text{ConstantB}(i,j) = \log 10(\text{XCorePloss}(i,2*j)) - \text{ConstantA}(i,j)* \log 10(\text{XCoreBfield}(i,2*j-1)) ) \end{array}i, 2 * j);
 144<br>
B_atPv_500(1, j) = 10^((log10(Pbar) - ConstantB(i, j))/ConstantA(i, j)); % in T<br>
F_atPv_500(i, j) = DataSheetFreq(2*j-1); % in Hz<br>
PF_atPv_500(i, j) = B_atPv_500(i, j)*F_atPv_500(i, j)^PFfactor;
 148% if (abs(fs-range - F-atPv-500(i,j))./fs-range <= 0.4) 149 FreqFlag( i) = 1;
 150% end
 151 % Steinmetz
 152 if (j > 1)
 153beta-range(i ,j) = log10(XCorePloss(i,2*j)/XCorePloss(i ,2*j-1))/log1O(
 XCoreBfield(i,2*j)/XCoreBfield(i,2*j-1));<br><sup>154</sup> %Third point
 155 XCorePloss_3rd (i, j) = 10. (Constant A (i, j-1)*log10 (XCoreBfield (i, 2*j)) +ConstantB(i, j-1));156<br>alpha_range(i,j) = \log 10(XCorePloss\_3rd(i,j)/XCorePloss(i,2*j))/\log 10(
DataSheetFreq(2*j-3)/DataSheetFreq(2*j-1)); %(f2/f1)^alpha = P2/P1;<br>
K1-range(i,j) = XCorePloss(i,2*j) / (XCoreBfield(i,2*j))^6beta_{10}<br>
DataSheetFreq(2*j-1)^alpha-range(i,j)); %mW/cm3
158 62 62 64 159 159 159 16if (j = 2)
160<br>
161<br>
161e 161a<br>
162<br>

beta_range(i,j-1))/(DataSheetFreq(2*j-3)^alpha_range(i,j-1));<br>
i63
164 end
165end
166 end
167
168 % Core size
\begin{bmatrix} 169 \\ \text{m1}, \text{n1} \end{bmatrix} = \text{size}(\text{raw});
170 % Column order:
<sup>171</sup> % Ve(mm3), Ae (mm2), Le (mm), CoreShapeIndex, WindingPatternIndex, Window W (mm), Half Window H (mm), Core W (mm),<br><sup>172</sup> % Half Core H (mm), Core Thick (mm), Center Leg Diameter (mm), Total Window W (mm)<br><sup>173</sup> XCore
     XcoreAe = cell2mat(raw(3:m1,4))/(1000^2);176 XcoreLe = cell2mat (raw (3:ml,5) ) /1000; 177 XcoreCoreShapeIndex = cell2mat (raw (3:m1,6));
178 \, \text{XcorePriv} = \text{cell2mat} (\text{raw}(3:m1,8)) / 1000;179XcorePriH = cell2mat (raw (3:ml,9) ) /1000;
180 XcoreSecW = cell2mat(raw(3:m1,10))/1000;
181 XcoreSecH = cell2mat(raw(3:m1,11))/1000;
182XcoreWindowW = cell2mat (raw (3:ml,12) ) /1000; 183XcoreWindowH = 2*cell2mat(raw(3:m1,13))/1000;
184
185 
186 % DESIGN STARTS FROM HERE
187 % This section lists all possible designs and prepare for the parfor loop 188% in the next section
189
\begin{array}{c|c} \text{190} & \text{65} \\ \text{191} & \text{CoreMatIndexSween} = \text{find(FreaFla.g.)} \end{array}CoreMathIndexSweep = find(FreqFlag);192
193 % Vectorize the design space
194 [Po, Vin ,G, matno-record , CoreIndex ,Np, Mlp, airgap] ndgrid (Po-range ,Vin-range 195G..range , CoreMatIndexSweep , XCoreIndex , MinWinding: IncreN : MaxWinding, 1: IncreMl : MaxM1
mingap: mingap:100* mingap); 196
197Po = reshape (Po,[] ,1)
198 Vin = \text{reshape}(\text{Vin},[], 1);199[G = \text{reshape}(G, [], 1);
200 matno-record = \text{reshape}(\text{matno\_record},[], 1);
```

```
Np = reshape (Np,[] ,1) ;
Mlp = reshape (Mlp,[] ,1)
203\text{airgap} = \text{reshape}(\text{airgap},[], 1);CoreIndex = reshape(CoreIndex, [], 1);
204
205
% Map CoreSize to actual size
Vcore = XcoreVe(CoreIndex); % in cm
Ac = XcoreAe(CoreIndex) ;
209W = XcoreWindowW(CoreIndex);_{210} H = XcoreWindowH(CoreIndex);Le = XcoreLe(CoreIndex);
212 Center<sub>-L</sub> = XcorePriv (CoreIndex);
Center.T = XcorePriH (CoreIndex);
214
% Map material
216 ui = XCoreMU(matno_record);
217 BSAT = XCoreBSAT(matno_record);
218
% Inductance following RTC operating principles
220 Vo = Vin.*G;
221 Vinsulation<sub>-max</sub> = Vo;
222 \text{ L} = \text{u0*Ac.*Np.^2.}/(airgap + Le./ui);
% compute RTC boost timing and frequency
    \cot = 160e-12; % Assume using two GS66502T in parallel, 40 pF, two C3D1P7060 in
        parallel , 20 pF, with some room
225
    for xx = 1:1:length(L)226
        signa=(Vo(xx)-2*Vin(xx))./(Vo(xx)-Vin(xx));
227
228
        theta=acos(1-sigma) ;
229
        tring (xx) = (pi-theta) . * sqrt(L(xx) . *Ctot);\text{Ilyneak}(xx) = (Vo(xx)-Vin(xx)).* sqrt(L(xx).*Ctot)./L(xx).*sin (theta);
230
        tlrise (xx)=L(xx) .* abs(Ilpeak(xx) )./Vin(xx)
231
        a=L(xx) .*Vo(xx) ./(Vo(xx)-Vin(xx) ) ;
232
         b=-2.*Po(xx).*Vo(xx).*L(xx)./Vin(xx)./(Vo(xx)-Vin(xx));
233
         c=-2.*Po(xx).* tring(xx)-2.*Po(xx).* tlrise(xx)-L(xx).* Ilpeak(xx).* Ilpeak(xx)
234
235
        d=-2.*Ctot.*Vo(xx).*Po(xx) ;
        p=[a b c d];
236
        I=roots(p);237
        Ipeak (xx)=I (1);
238
239
   end
240 tring = \text{reshape}(\text{tring},[], 1);
241 Ilpeak = \text{reshape}(\text{Ilpeak},[], 1);
242 \mid \text{thrise} = \text{reshape}(\text{thrise} , [] , 1);
243 Ipeak = \text{reshape}(\text{Ipeak}, [], 1);
244
245 | t fall = L.*Ipeak./(Vo-Vin);246 trise = L.*Ipeak./Vin;247 \text{ thold} = \text{Ctot.} * \text{Vo.} / \text{Ipeak};248 T=trise+thold+tfall+tring+tlrise;
249 fs = 1./T;\begin{bmatrix} 250 \end{bmatrix} ILave = (\text{Ipeak} * (\text{trise} + \text{thold} + \text{tfall})/2 + \text{Ipeak} * (\text{tring} + \text{tlrise})/2)./T;
251
% Eliminate some elements based on dimension rule and BSAT rule
253KeepAirGap = intersect (\text{find } (\text{airgap } \geq \text{mingap}), \text{find } (\text{airgap } \leq \text{ 0.2*Le}));ue = ui./(1+ui.*airgap./Le);254
255 Bm.dummy = u0.*Np.*Ipeak./Le.*ue; %256 Keep_Bmindex = find (Bm_dummy < BSAT*BSAT_discount);
   Keep_fsindex = intersect (find (fs >= 1000000), find (fs <= 3000000);
257
258
   KeepIndex = intersect (intersect (KeepAirGap, Keep_Bmindex), Keep_fsindex);
259
Po = Po(KeepIndex) ;
261 Vin = Vin (KeepIndex);
\log |G = G(KeepIndex);Vo = Vo(KeepIndex);
263
Vinsulation.max = Vo;
|265| matno_record = matno_record (KeepIndex);
ui = ui (KeepIndex) ;
BSAT = BSAT(KeepIndex);
```
 CoreIndex = CoreIndex (KeepIndex); Center_{-L} = Center_{-L} (KeepIndex); Center_{-T} = Center_{-T} (KeepIndex); $H = H(KeepIndex)$; $273\text{W} = \text{W}(\text{KeepIndex})$; Ac = Ac (KeepIndex); Le = Le(KeepIndex); Vcore = Vcore (KeepIndex); airgap = airgap (KeepIndex); Np = Np(KeepIndex); Mlp = Mlp(KeepIndex); L = L(KeepIndex); $fs = fs (KeepIndex)$; Ipeak = Ipeak (KeepIndex); | Ilpeak = Ilpeak (KeepIndex); trise = trise (KeepIndex); $\text{Bm} = \text{Bm_dummy}$ (KeepIndex); **%** Find core loss property that 's none zero around the required frequency for each design group FsnoNonzero = F_{a} tPv₋₅₀₀ (matno-record ,:) > 0; FsnoIndex = abs (fs - F₋atPv₋₅₀₀ (matno-record ,:))./fs ≤ 0.4 ; 291 matfsIndex = FsnoNonzero.*FsnoIndex; matfs = $F_{at}PV_{a}500$ (matno-record ;) $*$ matfsIndex;
 293 K1 = K1-range (matno-record ;) $*$ matfsIndex $*1000$ 293^{K1} = Kl_range(matno_record ,:) $.*$ matfsIndex $*1000$; %convert from mW/cm3 to W/m3 294 alpha = alpha₋range(matno-record ,:) $.*$ matfsIndex; beta = beta-range **(** matno.record **,:) .*** matfsIndex; [rowldcs, colldcs] = find (matfs > 0); 298 % So far, each row of the above represent one DESIGN POINT (that has one
299 % set of electrical requirements, one core size, one core material, one Np, Mlp and **MIs) %** Each row of matfs **,** Ki, alpha and beta also correspond to each **DESIGN POINT** 302 % may have more than one loss data points in their datasheets around the required frequency **%** We need to expand the design point to incorporate different loss data **³⁰⁵%** points for one material. **%** Find the indices of unique values in rowldcs **[** UniqueRowldcs **,** ind **] =** unique (rowIdcs **,** 'rows **') ;** $\begin{bmatrix} 309 \\ 310 \end{bmatrix}$ ColDuplicate = sum(matfs (UniqueRowIdcs , :) $\tilde{}=0,2)$; **%** Repeat **by** the number of loss data of each design point **³¹²**Po **=** repelem(Po(UniqueRowldcs) ,ColDuplicate); *fs* **=** repelem **(fs** (UniqueRowIdcs) , ColDuplicate) Vin = repelem (Vin (UniqueRowIdcs), ColDuplicate); Vo = repelem (Vo(UniqueRowIdcs), ColDuplicate);
 316 Vinsulation_max = repelem (Vinsulation may (Uni 316 Vinsulation_max = repelem (Vinsulation_max (UniqueRowIdcs), ColDuplicate);
317 matno_record = repelem (matno_record (UniqueRowIdcs), ColDuplicate);
318 ui = repelem (ui (UniqueRowIdcs), ColDuplicate); **BSAT =** repelem (BSAT(UniqueRowIdcs) **,** ColDuplicate); **³²⁰** 321 CoreIndex = repelem (CoreIndex (UniqueRowIdcs), ColDuplicate);

322 Center_L = repelem (Center_L (UniqueRowIdcs), ColDuplicate);

323 Center_T = repelem (Center_T (UniqueRowIdcs), ColDuplicate);

324 H = repelem (H (U $\begin{bmatrix} 325 \\ 326 \end{bmatrix}$ **M** = **repelem** (**M**(UniqueRowldcs), ColDuplicate); 326 Ac = repelem(Ac(UniqueRowIdcs), ColDuplicate);
327 Le = repelem(Le(UniqueRowIdcs), ColDuplicate); 328^{Le} **Number = Prepelem** (Vcore (UniqueRowIdcs), ColDuplicate) **329** airgap = repelem (airgap (UniqueRowIdcs) ColDuplicate $\text{airgap} = \text{replem}(\text{airgap}(\text{UniqueRowIdcs}),\text{ColDuplicate});$ **:331 Np =** repelem (Np(UniqueRowIdcs) **,** ColDuplicate) **Mlp =** repelem(Mlp(UniqueRowIdcs) ,ColDuplicate);

```
333L = repelem(L(UniqueRowIdcs) ,ColDuplicate);
334 Ipeak = repelem (Ipeak (UniqueRowldcs) , ColDuplicate);
335 Ilpeak = repelem (Ilpeak (UniqueRowIdcs), ColDuplicate);
336 trise = repelem (trise (UniqueRowIdcs), ColDuplicate);
337Bm = repelem (Bm(UniqueRowldcs) , ColDuplicate);
338% Reformat loss data into one non-zero vector
339 \text{ matts} = \text{nonzeros}(\text{reshape}(\text{matts}(\text{UniqueRowHdes},:), \text{'}, [\text{'}, 1));340 K1 = nonzeros (reshape (K1(UniqueRowIdcs ,: ) ' , [] ,1))
341 beta = nonzeros ( reshape ( beta (UniqueRowIdcs ,:) ' , [] 1))
342 \text{ alpha} = \text{nonzeros}(\text{reshape}(\text{alpha}(\text{UniqueRowIdcs},:)^{\dagger},[] ,1));343
344 %size (Po)
345 if (isempty(Po))
346 y = 0;
347 else
348 %Repeat elements by Primary Wire Number of Strands
349 skindepth = 1./sqrt(p)*fs*u0/rou);<br>350 ds = max(skindenth.MinListDia*ones)350ds = max(skindepth , MinLitzDia*ones ( size (skindepth))) % take the skin depth litz
351 Pri_Nstrands = floor((Po*2/etaInductor./Vin/Jwmax)./(pi*ds.^2/4)) + 1;
352
353% Window area (m)
354 Wa = H. *W;
355 % Core weight (g)
356Wcore = Vcore .* CoreDensity;
357
358% Winding
359% Primary wire diameter (m)
360PriWireSize = sqrt (PriNstrands .* pi .*ds. ^2./4./ LitzFactor./ pi) .*2;
361 % Primary wire diameter (m) including the insulation layer
362PriFullWireSize = Pri.WireSize + (Vin./dielectricstrength-insulation) .*2;
363
364 CopperPacking = (pi.* Pri-WireSize. 2.*Np./4) ./(H.*W)
365 OverallPacking = (pi.*Pri-FullWireSize.^2.*Np./4)./(H.*W);366
367 % Winding structures
368 % Core insulation thickness needed
369CoreInsulationThickness = Vinsulation-max ./ dielectricstrength-insulation;
       370 % Primary turns per layer
371Pri-PerLayer = floor (Np./Mlp);
372 % Total length of windings
373 TLp = Np.*2.*(Center-L + Center-T + 4*CorelnsulationThickness + 2.*Mlp.*
            Pri_FullWireSize);
374
375% Copper Loss parameters (Dowell)
376<br>Pri<sub>klayer</sub> = \sqrt{9}<sub>377</sub><br>Pri<sub>klayer</sub> = \sqrt{3}, /2./skindenth.*sqrt(pi.*PriKlayer);
        Pri_xp = ds./2./skindepth.*sqrt(pi.*PriKlayer);378 Pri<sub>-Rdc</sub> = rou.*TLp./(pi.* Pri.WireSize.^2./4);
379PriFr = Pri-xp.*((sinh (2.*Pri.xp) + sin (2.*Pri-xp)) ./(cosh (2.*Pri.xp) - cos (2.*
            Pri_x(p) + 2.*(Mlp.^2.*Pri_Nstrands - 1)./3.*(sinh(Pri_xp) - sin(Pri_xp))./(
            cosh(Pri-xp) + cos(Pri-xp)));
380 Pri_Rac = Pri_Rdc.*Pri_Fr;
381
382 % Core loss and copper loss
383 % Standard Steinmetz core loss (W)
384 Pcore = CoreLossMultiple .*Vcore.*K1.* fs . alpha.*Bm. beta;
385 Pcopper = (Po./Vin).^2.*Pri<sub>-Rdc</sub> + (Ipeak - Ilpeak).^2/8.*Pri<sub>-Rac</sub>;
386
387% Calculate the temp rise
388 Rth = 16.31.*1e-3.*(Ac.*Wa).^(-0.405);389 Tafterloss = Rth.*(Pcopper + Pcore) + 25;
390
391% Calcualte the weight
392WeightPri-copper = pi .* Pri-WireSize .^2./4.*TLp.* CopperDensity;
        393WeightPriInsu = pi .*( PriFullWireSize .2 - Pri-WireSize .^2) ./4.*TLp.*
            WireInsulationDensity;
394 WeightCore_Insu = (2.*H.*(Center-L + 2*Center_T) + 4.*W.*(Center-L + 2*Center_T))+ H.* (2.* Center.L + 2*Center-T)) .* CorelnsulationThickness .*
            CoreInsulationDensity ;
```

```
395 TotalWeight = Wcore + WeightPri<sub>-copper</sub> + WeightCore<sub>-Insu</sub>
396
397 % Filter the good designs
398 B_index = find (Bm < BSAT*BSAT_discount);
399 P\textsf{loss_index} = \textsf{find}(\textsf{People} + \textsf{Pcore} \leq \textsf{Po}*(1 - \textsf{etalInductor}));400 Tafterloss..index = find (Tafterloss <= Tmax);
T_{\text{min-index}} = \text{find}(T_{\text{after}}) \geq T_{\text{min}};402 TotalWeight..index = find (TotalWeight < MaxWeight);
403
404 OverallPackingmin.index = find(OverallPacking >= minpackingfactor);
405 OverallPackingmax-index = find(OverallPacking <= maxpackingfactor);
406 Mlp-index = find (Mlp.*Pri_FullWireSize \leq W - 2*CoreInsulationThickness);
407 Pri-PerLayer-index = find (Pri-PerLayer.*PriFullWireSize < H - 2*
           CoreInsulationThickness);
408
409 Index-Meet-All = intersect (B-index , P.loss.index)
410 Index.Meet.All = intersect (Index-MeetAll , Tafterloss-index)
411 Index-MeetAll = intersect (Index.Meet-All ,Tmin.index);
Index_Meet_All = intersect (Index_Meet_All, TotalWeight_index)
413 Index.Meet.All = intersect (Index..Meet-All , OverallPackingmin-index)
113 Index_Meet_All = intersect (Index_Meet_All , OverallPackingmin_index);<br>144 Index_Meet_All = intersect (Index_Meet_All , OverallPackingmax_index);
415 Index_Meet_All = intersect (Index_Meet_All, Mlp_index);
416 Index_Meet_All = intersect (Index_Meet_All, Pri_PerLayer_index);
417
418% Sort by total weight and keep only the lightest five
419 [WeightSort, SortIndex] = sort (TotalWeight(Index_Meet_All));
420 if (length (SortIndex) >= 5)
421 TotalWeightSortIndex = Index_Meet_All(SortIndex (1:5));
422
423 Design (1) data = Po(TotalWeightSortIndex)
           424 Design(2) .data = Vin(TotalWeightSortIndex);
425Design (3) .data = Vo(TotalWeightSortIndex) ;
426 Design (4) .data = Vinsulation.max (TotalWeightSortIndex);
427 Design (5) .data = fs (TotalWeightSortIndex) ;
428 Design (6) .data = matno_record (TotalWeightSortIndex);
429 Design (7) data = matfs(TotalWeightSortIndex);
430 Design (8) data = Center-L (Tot alWeightSort Index) ;
431 Design (9) \ldots data = Center_T (TotalWeightSortIndex);
432 Design (10) .data = Ac(TotalWeightSortIndex);
433 Design (11) .data = H(TotalWeightSortIndex)
434 Design (12) \ldots data = W(TotalWeightSortIndex);
435 Design (13) . data = Np(TotalWeightSortlndex);
436 Design (14) .data = Bm(TotalWeightSortIndex)
437 Design (15) . data = Pri-WireSize( TotalWeightSortIndex)
438 Design (16) . data = Pri-FullWireSize (TotalWeightSortIndex);
439 Design (17) . data = Ipeak (TotalWeightSortIndex). / (pi*Pri_Nstrands (
               TotalWeightSortIndex).*ds (TotalWeightSortIndex). 2/4);
440 Design (18) . data = Pri.Nstrands (TotalWeightSortIndex);
141 Design (19) .data = Pri_PerLayer (TotalWeightSortIndex);
442 Design (20) . data = Mlp (TotalWeightSort Index) ;
443 Design (21) data = CopperPacking (Tot alWeightSortIndex);
444 Design (22) . data = OverallPacking (TotalWeightSortIndex)
           Design (23). data = Force (TotalWeightSortIndex);
446 Design (24) . data = Pcopper (TotalWeightSortIndex);
447 Design (25) . data = Wcore(TotalWeightSortIndex) ;
448 Design (26) . data = WeightPri.copper (TotalWeightSortIndex);
449 Design (27) . data = WeightPri-Insu (TotalWeightSortIndex) ;
450 Design (28) data = WeightCoreInsu (TotalWeightSort Index);
151 Design (29) . data = TotalWeight (TotalWeightSortIndex);
452 Design (30) . data = Tafterloss(TotalWeightSortIndex);
453 Design (31) .data = L(TotalWeightSortIndex) ;
454 Design (32) . data = airgap (TotalWeight Sort Index);
           455 Design (33) . data = CoreIndex (TotalWeightSortIndex);
456 y = 1;
457 else
458y = 0;
459 end
460 end
```
end

 \mathcal{D}

Bibliography

- **[1]** H. Xu, Y. He, K. L. Strobel, **C.** K. Gilmore, **S.** P. Kelley, **C. C.** Hennick, T. Sebastian, M. R. Woolston, **D. J.** Perreault, and **S.** R. H. Barrett, "Flight of an aeroplane with solid-state propulsion," *Nature,* vol. **563,** no. **7732, pp. 532-535, 2018.** [Online]. Available: https://doi.org/10.1038/s41586-018-0707-9
- [2] *C.* K. Gilmore and **S.** R. H. Barrett, "Electrohydrodynamic thrust density using positive corona-induced ionic winds for in-atmosphere propulsion," *Proceedings of the Royal Society of London A: Mathematical, Physical and Engineering Sciences, vol.* 471, no. **2175, 2015.** [Online]. Available: http://rspa.royalsocietypublishing.org/content/471/2175/20140912
- **[3] C.** Gilmore, "Electro-aerodynamic thrust for fixed-wing aircraft propulsion," Ph.D. dissertation, Massachusetts Institute of Technology, **2017.**
- [4] K. Masuyama and **S.** R. H. Barrett, "On the performance of electrohydrodynamic propulsion," *Proceedings of the Royal Society A: Mathematical, Physical and Engineering Sciences,* vol. 469, no. 2154, **pp.** 20 120 **623-20** 120 **623,** apr **2013.**
- **[5] E.** Moreau, **N.** Benard, **J.-D.** Lan-Sun-Luk, and **J.-P.** Chabriat, "Electrohydrodynamic force produced **by** a wire-to-cylinder dc corona discharge in air at atmospheric pressure," *Journal of Physics D: Applied Physics,* vol. 46, no. 47, **p.** 475204, oct **2013.**
- **[6]** H. Xu, **N.** Gomez-Vega, **D.** R. Agrawal, and **S.** R. H. Barrett, "Higher thrust-topower with large electrode gap spacing electroaerodynamic devices for aircraft propulsion," *Journal of Physics D: Applied Physics,* vol. **53,** no. 2, **p. 025202,** oct **2019.** [Online]. Available: https://doi.org/10.1088%2F1361-6463%2Fab4a4c
- **[7]** H. Xu, Y. He, and **S.** R. H. Barrett, **"A** dielectric barrier discharge ion source increases thrust and efficiency of electroaerodynamic propulsion," *Applied Physics Letters,* vol. 114, no. **25, p.** 254105, **2019.** [Online]. Available: https://doi.org/10.1063/1.5100524
- **[83** V. **I.** Gibalov and **G. J.** Pietsch, "The development of dielectric barrier discharges in gas gaps and on surfaces," *Journal of Physics D: Applied Physics,* vol. **33,** no. 20, **pp. 2618-2636,** sep 2000. [Online]. Available: https://doi.org/10.1088%2F0022-3727%2F33%2F20%2F315
- **[9] ,** "Dynamics of dielectric barrier discharges in different arrangements," *Plasma Sources Science and Technology,* vol. 21, no. 2, **p.** 024010, apr 2012. [Online]. Available: https://doi.org/10.1088%2F0963-0252%2F21%2F2% 2F024010
- **[10]** F. Massines, **A.** Rabehi, P. Decomps, R. B. Gadri, P. Sgur, and **C.** Mayoux, "Experimental and theoretical study of a glow discharge at atmospheric pressure controlled **by** dielectric barrier," *Journal of Applied Physics,* vol. **83,** no. **6, pp. 2950-2957, 1998.** [Online]. Available: https://doi.org/10.1063/1.367051
- **[11] U.** Kogelschatz, "Dielectric-barrier discharges: Their history, discharge physics, and industrial applications," *Plasma Chemistry and Plasma Processing,* vol. **23, pp.** 1-46, **03 2003.**
- [12] **N.** Benard and **E.** Moreau, "Electrical and mechanical characteristics of surface ac dielectric barrier discharge plasma actuators applied to airflow control," *Experiments in Fluids,* vol. **55,** no. **11, p.** 1846, Nov 2014. [Online]. Available: https://doi.org/10.1007/s00348-014-1846-x
- **[13] S. A.** Saleh, B. Allen, **E.** Ozkop, and B. **G.** Colpitts, "Multistage and multilevel power electronic converter-based power supply for plasma **dbd** devices," *IEEE Transactions on Industrial Electronics,* vol. **65,** no. **7, pp. 5466-5475,** July **2018.**
- [14] X. Bonnin, **J.** Brandelero, **N.** Videau, H. Piquet, and T. Meynard, **"A** high voltage high frequency resonant inverter for supplying **dbd** devices with short discharge current pulses," *IEEE Transactions on Power Electronics,* vol. **29,** no. **8, pp.** 4261-4269, Aug 2014.
- **[15] A.** Flores-Fuentes, R. Pena-Eguiluz, R. Lopez-Callejas, **A.** Mercado-Cabrera, R. Valencia-Alvarado, **S.** Barocio-Delgado, and **A.** de la Piedad-Beneitez, "Electrical model of an atmospheric pressure dielectric barrier discharge cell," *IEEE Transactions on Plasma Science,* vol. **37,** no. **1, pp.** 128-134, Jan **2009.**
- **[16]** T. **C.** Montie, K. Kelly-Wintenberg, and **J.** R. Roth, "An overview of research using the one atmosphere uniform glow discharge plasma (oaugdp) for sterilization of surfaces and materials," *IEEE Transactions on Plasma Science,* vol. **28,** no. **1, pp.** 41-50, Feb 2000.
- **[17]** M. Kogoma and **S.** Okazaki, "Raising of ozone formation efficiency in a homogeneous glow discharge plasma at atmospheric pressure," *Journal of Physics D: Applied Physics,* vol. **27,** no. **9, pp. 1985-1987,** sep 1994. [Online]. Available: https://doi.org/10.1088%2F0022-3727%2F27%2F9%2F026
- **[18]** R. Prakash, **A.** M. Hossain, **U. N.** Pal, **N.** Kumar, K. Khairnar, and M. K. Mohan, "Dielectric barrier discharge based mercury-free plasma uv-lamp for efficient water disinfection," *Scientific Reports,* vol. **7,** no. **1, p.** 17426, **2017.** [Online]. Available: https://doi.org/10.1038/s41598-017-17455-2
- **[191** B. Eliasson and **U.** Kogelschatz, "Uv excimer radiation from dielectric-barrier discharges," *Applied Physics B,* vol. 46, no. 4, **pp. 299-303,** Aug **1988.** [Online]. Available: https://doi.org/10.1007/BF00686452
- [20] **U.** Kogelschatz, "Uv production in dielectric barrier discharges for pollution control," in *Non-Thermal Plasma Techniques for Pollution Control,* B. M. Penetrante and **S. E.** Schultheis, Eds. Berlin, Heidelberg: Springer Berlin Heidelberg, **1993, pp. 339-354.**
- [21] **S.** Grundmann, M. Frey, and **C.** Tropea, *Unmanned Aerial Vehicle (UAV) with Plasma Actuators for Separation Control.* [Online]. Available: https://arc.aiaa.org/doi/abs/10.2514/6.2009-698
- [22] W. Friedrichs, "Unmanned aerial vehicle for flow control experiments with dielectric barrier discharge plasma actuators," Ph.D. dissertation, Technische Universitdt, Darmstadt, January 2014. [Online]. Available: http://tuprints.ulb.tu-darmstadt.de/3776/
- **[23] A.** Flores-Fuentes, R. Pena-Eguiluz, R. Lopez-Callejas, **A.** Mercado-Cabrera, R. Valencia-Alvarado, **S.** Barocio-Delgado, and **A.** de la Piedad-Beneitez, "Electrical model of an atmospheric pressure dielectric barrier discharge cell," *IEEE Transactions on Plasma Science,* vol. **37,** no. **1, pp.** 128-134, Jan **2009.**
- [24] Diez, R., Salanne, **J.-P.,** Piquet, H., Bhosle, **S.,** and Zissis, **G.,** "Predictive model of a **dbd** lamp for power supply design and method for the automatic identification of its parameters," *Eur. Phys. J. Appl. Phys.,* vol. **37,** no. **3, pp. 307-313, 2007.** [Online]. Available: https://doi.org/10.1051/epjap:2007017
- **[25] N.** Naud6, **J.-P.** Cambronne, **N.** Gherardi, and F. Massines, "Electrical model and analysis of the transition from an atmospheric pressure townsend discharge to a filamentary discharge," *Journal of Physics D: Applied Physics,* vol. **38,** no. 4, **pp. 530-538,** feb **2005.** [Online]. Available: https://doi.org/10.1088%2F0022-3727%2F38%2F4%2F004
- **[26]** T. Abe, Y. Takizawa, **S.** Sato, and **N.** Kimura, "Experimental study for momentum transfer in a dielectric barrier discharge plasma actuator," *AIAA Journal,* vol. 46, no. **9, pp. 2248-2256,** Sep. **2008.**
- **[27]** H. Akiyama, T. Sakugawa, T. Namihira, K. Takaki, Y. Minamitani, and **N.** Shimomura, "Industrial applications of pulsed power technology," *IEEE Transactions on Dielectrics and Electrical Insulation,* vol. 14, no. **5, pp.** 1051-1064, October **2007.**
- **[28] S.** Ahn, H. Ryoo, **J.** Gong, and **S.** Jang, "Low-ripple and high-precision highvoltage **de** power supply for pulsed power applications," *IEEE Transactions on Plasma Science,* vol. 42, no. **10, pp. 3023-3033,** Oct 2014.
- **[29]** H. Sheng, W. Shen, H. Wang, **D.** Fu, Y. Pei, X. Yang, F. Wang, **D.** Boroyevich, F. **C.** Lee, and **C.** W. Tipton, "Design and implementation of a high power density three-level parallel resonant converter for capacitor charging pulsedpower supply," *IEEE Transactions on Plasma Science,* vol. **39,** no. 4, **pp. 1131-** 1140, April 2011.
- **[30] A. S.** Gilmour, "Power conditioning systems for high-power, airborne, pulsed applications," *IEEE Transactions on Aerospace and Electronic Systems, vol.* **AES-13,** no. **6, pp. 660-678,** Nov **1977.**
- **[31]** I. T. Myers, **E. D.** Baumann, R. Kraus, and **A. N.** Hammound, "Multimegawatt inverter/converter technology for space power applications," *AIP Conference Proceedings,* vol. 246, no. **1, pp.** 401-409, **1992.** [Online]. Available: https://aip.scitation.org/doi/abs/10.1063/1.41800
- **[32]** L. B. Gordon, "Engineering high voltage in the space vacuum," in *Proceedings of 17th International Symposium on Discharges and Electrical Insulation in Vacuum,* vol. 2, July **1996, pp. 663-667** vol.2.
- **[33] ,** "Power conditioning techniques," in *Neutral Particle Beam Technology Symposium,* July **1989.**
- [34] **A. S.** Gilmour, "High-power, light-weight power conditioning," *IEEE Aerospace and Electronic Systems Magazine,* vol. **6,** no. 12, **pp. 33-39,** Dec **1991.**
- **[35] G. E.** Schwarze, "Development of high frequency low weight power magnetics for aerospace power systems," in *19th Intersoc. Energy Conversion Eng. Conf.,* August 1984.
- **[36] J. J.** Bliss, "Some typical circuits for industrial x-ray apparatus," *Journal of the British Institution of Radio Engineers,* vol. **15,** no. 2, **pp. 85-,** February **1955.**
- **[37] J.** Sun, "Series resonant zcspfm dcdc converter with multistage rectified voltage multiplier and dual-mode pfm control scheme for medical-use high-voltage x-ray power generator," *IEE Proceedings* **-** *Electric Power Applications,* vol. 147, **pp. 527-534(7),** November 2000. [Online]. Available: https://digital-library.theiet.org/content/journals/10.1049/ip-epa-20000711
- **[38] J. A.** Martin-Ramos, **A.** M. Pernia, **J.** Diaz, F. Nuno, and **J. A.** Martinez, "Power supply for a high-voltage application," *IEEE Transactions on Power Electronics,* vol. **23,** no. 4, **pp. 1608-1619,** July **2008.**
- **[39] S.** Iqbal, **G.** K. Singh, and R. Besar, **"A** dual-mode input voltage modulation control scheme for voltage multiplier based x-ray power supply," *IEEE Transactions on Power Electronics,* vol. **23,** no. 2, **pp. 1003-1008,** March **2008.**
- [40] **S.** Park, L. Gu, and **J.** Rivas-Davila, **"A** compact 45 v-to-54 kv modular dc-dc converter," in *2019 20th Workshop on Control and Modeling for Power Electronics (COMPEL),* June **2019, pp. 1-7.**
- [41] **S.** Mao, **"A** high frequency high voltage power supply," in *Proceedings of the 2011 14th European Conference on Power Electronics and Applications,* Aug 2011, **pp. 1-5.**
- [42] T. B. Soeiro, **J.** Mhlethaler, **J.** Linnr, P. Ranstad, and **J.** W. Kolar, "Automated design of a high-power high-frequency lcc resonant converter for electrostatic precipitators," *IEEE Transactions on Industrial Electronics,* vol. **60,** no. **11, pp.** 4805-4819, Nov **2013.**
- [43] **N.** Grass, W. Hartmann, and M. Klockner, "Application of different types of high-voltage supplies on industrial electrostatic precipitators," *IEEE Transactions on Industry Applications,* vol. 40, no. **6, pp. 1513-1520,** Nov 2004.
- [44] **S.** Jang, H. Ryoo, **S.** Ahn, **J.** Kim, and **G.** H. Rim, "Development and optimization of high-voltage power supply system for industrial magnetron," *IEEE Transactions on Industrial Electronics,* vol. **59,** no. **3, pp.** 1453-1461, March 2012.
- [45] I. Barbi and R. Gules, "Isolated dc-dc converters with high-output voltage for twta telecommunication satellite applications," *IEEE Transactions on Power Electronics,* vol. **18,** no. 4, **pp. 975-984,** July **2003.**
- [46] **C.** R. Smith, "Power module technology for the 21st century," in *Proceedings of the IEEE 1995 National Aerospace and Electronics Conference. NAECON 1995,* vol. **1,** May **1995, pp. 106-113** vol.1.
- [47] P. Bresesti, W. L. Kling, R. L. Hendriks, and R. Vailati, **"A 10** kw lightweight dc converter," *IEEE Transactions on Energy Conversion,* vol. 22, no. **1, pp. 37-43,** March **2007.**
- [48] M. Stieneker, B. **J.** Mortimer, **N.** R. Averous, H. Stagge, and R. W. De Doncker, "Optimum design of medium-voltage dc collector grids depending on the offshore-wind-park power," in *2014 IEEE Symposium on Power Electronics and Machines for Wind and Water Applications,* July 2014, **pp. 1-8.**
- [49] **G.** Gant, L. Jan, and R. Bartlett, "Power conditioning requirements for ion thruster systems," in *1970 IEEE Power Electronics Specialists Conference,* April **1970, pp.** 18-24.
- **[50]** H. I, "Description of a **2.3** kw power transformer for space applications," in *Aerospace High Voltage Workshop,* February **1979.**
- **[51] J.** DAVIS, **E. JAMES,** and P. RAMIREZ, *An advanced contact ion microthruster system.* [Online]. Available: https://arc.aiaa.org/doi/abs/10.2514/6.1968-552
- **[52] C.** COLLETT and **C. DULGEROFF,** *Cesium microthruster system.* [Online]. Available: https://arc.aiaa.org/doi/abs/10.2514/6.1969-292
- **[53]** F. **C.** Schwarz, **"A 10** kw lightweight dc converter," in *Technical report of Power Electronics Association Inc.,* **1977.**
- [54] **D.** Fu, F. **C.** Lee, Y. Qiu, and F. Wang, **"A** novel high-power-density three-level 1cc resonant converter with constant-power-factor-control for charging applications," *IEEE Transactions on Power Electronics,* vol. **23,** no. **5, pp.** 2411-2420, Sept **2008.**
- **[55] N.** Shafiei, M. Pahlevaninezhad, H. Farzanehfard, **A.** Bakhshai, and P. Jain, "Analysis of a fifth-order resonant converter for high-voltage dc power supplies," *IEEE Transactions on Power Electronics,* vol. **28,** no. **1, pp. 85-100,** Jan **2013.**
- **[56] S.** Park, L. Gu, and **J.** Rivas-Davila, **"60** v-to-35 kv input-parallel outputseries dc-dc converter using multi-level class-de rectifiers," in *2018 IEEE Applied Power Electronics Conference and Exposition (APEC),* March **2018, pp. 2235-** 2241.
- **[57] S.** Mao, **C.** Li, W. Li, **J.** Popovi, **S.** Schrder, and **J. A.** Ferreira, "Unified equivalent steady-state circuit model and comprehensive design of the 1cc resonant converter for hv generation architectures," *IEEE Transactions on Power Electronics,* vol. **33,** no. **9, pp. 7531-7544,** Sep. **2018.**
- **[58]** W. **C.** Hsu, **J.** F. Chen, Y. P. Hsieh, and Y. M. Wu, "Design and steady-state analysis of parallel resonant dc-dc converter for high-voltage power generator," *IEEE Transactions on Power Electronics,* vol. **32,** no. 2, **pp. 957-966,** Feb **2017.**
- **[59] I.** T. Myers, **E. D.** Baumann, R. Kraus, and **A. N.** Hammound, "Multimegawatt inverter/converter technology for space power applications," *AIP Conference Proceedings,* vol. 246, no. **1, pp.** 401-409, **1992.** [Online]. Available: http://aip.scitation.org/doi/abs/10.1063/1.41800
- **[60]** W. **A.** Walls and M. Driga, "Very high voltage, ultra-high power density, rotating electrical machines as compact pulsed power supplies," in *IEEE Conference Record* **-** *Abstracts. PPPS-2001 Pulsed Power Plasma Science 2001. 28th IEEE International Conference on Plasma Science and 13th IEEE International Pulsed Power Conference (Cat. No.01CH37,* June 2001, **pp.** 444-.
- **[61] S.** H. V. **E.** Corporation. **2018** high voltage reference manual (page **36).** [Online]. Available: https://www.spellmanhv.com/en/Technical-Resources/Downloads
- **[62]** R. Diez, H. Piquet, **D.** Florez, and X. Bonnin, "Current-mode approach in power supplies for **dbd** excilamps: Review of 4 topologies," *IEEE Transactions on Plasma Science,* vol. 43, no. **1, pp.** 452-460, Jan **2015.**
- **[63]** V. Kinnares and P. Hothongkham, "Circuit analysis and modeling of a phaseshifted pulsewidth modulation full-bridge-inverter-fed ozone generator with constant applied electrode voltage," *IEEE Transactions on Power Electronics,* vol. **25,** no. **7, pp. 1739-1752,** July 2010.
- [64] M. Amjad, Z. Salam, M. Facta, and **S.** Mekhilef, "Analysis and implementation of transformerless 1c1 resonant power supply for ozone generation," *IEEE Transactions on Power Electronics,* vol. **28,** no. 2, **pp. 650-660,** Feb **2013.**
- **[65]** L. Chang, T. Guo, **J.** Liu, **C.** Zhang, Y. Deng, and X. He, "Analysis and design of a current-source clce resonant converter for **dbd** applications," *IEEE Transactions on Power Electronics,* vol. **29,** no. 4, **pp. 1610-1621,** April 2014.
- **[66] J.** M. Alonso, **J.** Garcia, **A. J.** Calleja, **J.** Ribas, and **J.** Cardesin, "Analysis, design, and experimentation of a high-voltage power supply for ozone generation based on current-fed parallel-resonant push-pull inverter," *IEEE Transactions on Industry Applications,* vol. 41, no. **5, pp. 1364-1372,** Sep. **2005.**
- **[67 J.** M. Alonso, **C.** Ordiz, M. **A. D.** Costa, **J.** Ribas, and **J.** Cardesin, "Highvoltage power supply for ozone generation based on piezoelectric transformer," *IEEE Transactions on Industry Applications,* vol. 45, no. 4, **pp. 1513-1523,** July **2009.**
- **[68]** Y. **WANG,** L. **TONG,** and K. **LIU,** "Impedance matching for repetitive high voltage all-solid-state marx generator and excimer DBD **UV** sources," *Plasma Science and Technology,* vol. **19,** no. **6, p.** 064002, apr **2017.** [Online]. Available: https://doi.org/10.1088%2F2058-6272%2Faa6153
- **[69] S.** K. Sharma and **A.** Shyam, "Design and testing of 45 kv, **50** khz pulse power supply for dielectric barrier discharges," *Review of Scientific Instruments,* vol. **87,** no. **10, p. 105115, 2016.** [Online]. Available: https://doi.org/10.1063/1.4964507
- **[70]** L. Raymond, W. Liang, K. Surakitbovorn, and **J.** R. Davila, **"27.12** mhz isolated high voltage gain multi-level resonant dc-dc converter," in *2015 IEEE Energy Conversion Congress and Exposition (ECCE),* Sept **2015, pp. 5074-5080.**
- **[71]** L. Raymond, W. Liang, L. Gu, and **J.** R. Davila, **"13.56** mhz high voltage multilevel resonant dc-dc converter," in *2015 IEEE 16th Workshop on Control and Modeling for Power Electronics (COMPEL),* July **2015, pp. 1-8.**
- **[72]** F. **A.** Dragonas, **G.** Neretti, P. Sanjeevikumar, and **G.** Grandi, "High-voltage high-frequency arbitrary waveform multilevel generator for **dbd** plasma actuators," *IEEE Transactions on Industry Applications,* vol. **51,** no. 4, **pp.** 3334- 3342, July **2015.**
- **[73]** Y. Wang, Y. Lu, **J.** Qiu, and K. Liu, "Repetitive high voltage all-solid-state marx generator for dielectric barrier discharge pulsed plasma," in *2014 IEEE International Power Modulator and High Voltage Conference (IPMHVC),* June 2014, **pp. 648-651.**
- [74] Y. He, M. Woolston, and **D.** Perreault, "Design and implementation of a lightweight high-voltage power converter for electro-aerodynamic propulsion,"

in *2017 IEEE 18th Workshop on Control and Modeling for Power Electronics (COMPEL),* July **2017, PP. 1-9.**

- **[75]** Y. He and **D. J.** Perreault, "Series diode balancing and diode evaluation for high-voltage high-frequency power converters," in *2019 IEEE Applied Power Electronics Conference and Exposition (APEC),* March **2019, pp. 2764-2772.**
- **[76] ,** "Diode evaluation and series diode balancing for high-voltage highfrequency power converters," *IEEE Transactions on Power Electronics,* **pp. 1-1, 2019.**
- **[77]** L. Raymond, W. Liang, L. Gu, and **J.** R. Davila, **"13.56** mhz high voltage multilevel resonant dc-dc converter," in *2015 IEEE 16th Workshop on Control and Modeling for Power Electronics (COMPEL),* July **2015, pp. 1-8.**
- **[78]** M. **D.** Seeman and **S.** R. Sanders, "Analysis and optimization of switchedcapacitor dcdc converters," *IEEE Transactions on Power Electronics,* vol. **23,** no. 2, **pp. 841-851,** March **2008.**
- **[79] G. J.** Rohwein, "High-voltage air-core pulse transformers."
- **[80]** M. Tilbury. **(2008)** The ultimate tesla coil design and construction guide. [Online]. Available: https://isidore.co/calibre/get/pdf/5452
- **[81] A.** Vzquez Carazo, **"50** years of piezoelectric transformers. trends in the technology," *MRS Proceedings,* vol. **785, p. D1.7, 2003.**
- **[82] E.** L. Horsley, M. P. Foster, and **D. A.** Stone, "State-of-the-art piezoelectric transformer technology," in *2007 European Conference on Power Electronics and Applications,* Sept **2007, pp. 1-10.**
- **[83] S.** Inc. **(2019)** Steminc smmtf53p2s4o. [Online]. Available: https://www. steminc.com/PZT/en/multi-layer-piezo-transformer-53-khz-3w
- [84] T. Inc. **(2019)** Transoner laminated pt. [Online]. Available: http://www. transoner.com/application-specific-data/
- **[85] A.** M. Flynn and **S.** R. Sanders, "Fundamental limits on energy transfer and circuit considerations for piezoelectric transformers," *IEEE Transactions on Power Electronics,* vol. **17,** no. **1, pp.** 8-14, Jan 2002.
- **[86]** R. L. Steigerwald, **"A** comparison of half-bridge resonant converter topologies," *IEEE Transactions on Power Electronics,* vol. **3,** no. 2, **pp. 174-182,** April **1988.**
- **[87]** V. Garcia, M. Rico, **J.** Sebastian, and M. M. Hernando, "Using the hybrid seriesparallel resonant converter with capacitive output filter and with pwm phaseshifted control for high-voltage applications," in *Proceedings of IECON'94 20th Annual Conference of IEEE Industrial Electronics,* vol. **3,** Sep. 1994, **pp. 1659-1664** vol.3.
- **[88]** L. Dalessandro, F. da Silveira Cavalcante, and J. W. Kolar, "Self-capacitance of high-voltage transformers," *IEEE Transactions on Power Electronics,* vol. 22, no. **5, pp. 2081-2092,** Sep. **2007.**
- **[89]** Voltage multiplier inc notes on loss and thermal analysis. [Online]. Available: http://www.voltagemultipliers.com/pdf/Appendix%20B% 20-%2ODiode%2oThermal%2oAnalysis.pdf
- **[90]** L. **C.** Raymond, W. Liang, and **J.** M. Rivas, "Performance evaluation of diodes in **27.12** mhz class-d resonant rectifiers under high voltage and high slew rate conditions," in *2014 IEEE 15th Workshop on Control and Modeling for Power Electronics (COMPEL),* June 2014, **pp. 1-9.**
- **[91]** Diode suppliers that the author considered include digikey, voltage multiplier inc, dean technology and vishay intertechnology. [Online]. Available: http://digikey.com,http://www.voltagemultipliers.com/,https: //www.deantechnology.com/catalog/hvca/high-voltage-diodes,https: //www.vishay.com/diodes/
- **[92]** L. Raymond, W. Liang, **J.** Choi, and **J.** Rivas, **"27.12** mhz large voltage gain resonant converter with low voltage stress," in *2013 IEEE Energy Conversion Congress and Exposition,* Sept **2013, pp. 1814-1821.**
- **[93]** Y. Qiu, B. Lu, B. Yang, **D.** Fu, F. **C.** Lee, F. Canales, R. Gean, and W. **C.** Tipton, **"A** high-frequency high-efficiency three-level 1cc converter for high-voltage charging applications," in *2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551),* vol. **6,** June 2004, **pp.** 4100-4106 Vol.6.
- [94] B. Zhao, **G.** Wang, and W. **G.** Hurley, "Analysis and performance oficlcresonant converters for high-voltage high-frequency applications," *IEEE Journal of Emerging and Selected Topics in Power Electronics,* vol. **5,** no. **3, pp. 1272-1286,** Sept **2017.**
- **[95] S.** Iqbal, **"A** hybrid symmetrical voltage multiplier," *IEEE Transactions on Power Electronics,* vol. **29,** no. **1, pp. 6-12,** Jan 2014.
- **[96] I. C.** Kobougias and **E. C.** Tatakis, "Optimal design of a half-wave cockcroftwalton voltage multiplier with minimum total capacitance," *IEEE Transactions on Power Electronics,* vol. **25,** no. **9, pp.** 2460-2468, Sept 2010.
- **[97] S.** Mao, **"A** high frequency high voltage power supply," in *Proceedings of the 2011 14th European Conference on Power Electronics and Applications,* Aug 2011, **pp. 1-5.**
- **[98] J.** Cockcroft and **E.** Walton, "Experiments with high velocity positive ions further developments in the method of obtaining high velocity positive ions," *Proceedings of the Royal Society of London A: Mathematical, Physical and*

Engineering Sciences, vol. **136,** no. **830, pp. 619-630, 1932.** [Online]. Available: http://rspa.royalsocietypublishing.org/content/136/830/619

- **[99] N.** Sleptsuk, **0.** Korolkov, R. Land, **J.** Toompuu, P. Annus, and T. Rang, "Comparative characteristics of diffusion-welded high-voltage stacks and connected in series schottky diodes," in *2016 15th Biennial Baltic Electronics Conference (BEC),* Oct **2016, pp.** 39-42.
- **[100]** Voltage multiplier inc notes on multiplier design. [Online]. Available: http: //www.voltagemultipliers.com/pdf/Multiplier%20Design%2OGuideline.pdf
- **[101]** Voltage multiplier inc notes on reverse leakage. [Online]. Available: http://www.voltagemultipliers.com/html/reverse-leakage.html
- [102] K. Kodani, T. Matsumoto, **S.** Saito, K. Takao, T. Mogi, T. Yatsuo, and K. Arai, "Evaluation of parallel and series connection of silicon carbide schottky barrier diode (sic-sbd)," in *2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04 CH37551),* vol. 4, 2004, **pp. 2971-2976** Vol.4.
- **[103] D. J.** Perreault, **J.** Hu, **J.** M. Rivas, Y. Han, **0.** Leitermann, R. **C. N.** Pilawa-Podgurski, **A.** Sagneri, and **C.** R. Sullivan, "Opportunities and challenges in very high frequency power conversion," in *2009 Twenty-Fourth Annual IEEE Applied Power Electronics Conference and Exposition,* Feb **2009, pp.** 1-14.
- [104] A. D. Sagneri, D. I. Anderson, and D. J. Perreault, "Optimization of transistors" for very high frequency dc-dc converters," in *2009 IEEE Energy Conversion Congress and Exposition,* Sept **2009, pp. 1590-1602.**
- **[105] G.** Zulauf, **S.** Park, W. Liang, K. **N.** Surakitbovorn, and **J.** Rivas-Davila, "Cosslosses in **600** v gan power semiconductors in soft-switched, high- and very-highfrequency power converters," *IEEE Transactions on Power Electronics,* vol. **33,** no. **12, pp. 10748-10763,** Dec **2018.**
- **[106] J. A.** Starzyk, Y.-W. Jan, and F. Qiu, **"A** dc-dc charge pump design based on voltage doublers," *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications,* vol. 48, no. **3, pp. 350-359,** Mar 2001.
- **[107]** Fea and cad tools used: Altium designer, free cad, fast field solver. [Online]. Available: https://www.altium.com/altium-designer/,https://www. freecadweb.org/,https://www.fastfieldsolvers.com/software.htm
- **[108]** Predicting thermal runaway **-** application notes **by** on semiconductor. [Online]. Available: https://www.onsemi.com/pub/Collateral/AND8223-D.PDF
- **[109] A.** cabling. **(2019)** Axon homepage. [Online]. Available: http://www. axon-cable.com/en/00_home/00-start/00/index.aspx
- **[110] DRUFLON. (2019)** Druflon electronics private limited homepage. [Online]. Available: https://www.druflon.com/index.html
- **[111]** W. **.** Gu and R. Liu, **"A** study of volume and weight vs. frequency for highfrequency transformers," in *Proceedings of IEEE Power Electronics Specialist Conference* **-** *PESC '93,* June **1993, pp. 1123-1129.**
- [112] P. Shamsi and B. Fahimi, "Design and development of very high frequency resonant dcdc boost converters," *IEEE Transactions on Power Electronics,* vol. **27,** no. **8, pp. 3725-3733,** Aug 2012.
- **[113] C.** Zhang and **D. J.** Perreault, "An optimization approach for high-efficiency high-power-density boost converters," in *2018 IEEE 19th Workshop on Control* and *Modeling for Power Electronics (COMPEL),* June **2018, pp. 1-8.**
- [114] W. McMurray, *The Theory and Design of Cycloconverters,* ser. Monographs in modern electrical technology. MIT Press, **1972.** [Online]. Available: https://books.google.com/books?id=XXojAAAAMAAJ
- **[115] A.** Taghvaie, **J.** Adabi, and M. Rezanejad, **"A** self-balanced step-up multilevel inverter based on switched-capacitor structure," *IEEE Transactions on Power Electronics,* vol. **33,** no. **1, pp. 199-209,** Jan **2018.**
- **[116] J. I.** Rodriguez and **S.** B. Leeb, **"A** multilevel inverter topology for inductively coupled power transfer," *IEEE Transactions on Power Electronics,* vol. 21, no. **6, pp. 1607-1617,** Nov **2006.**
- **[117]** Z. Liao, Y. Lei, and R. *C. N.* Pilawa-Podgurski, "Analysis and design of a high power density flying-capacitor multilevel boost converter for high stepup conversion," *IEEE Transactions on Power Electronics,* vol. 34, no. **5,** pp. **4087-4099,** May **2019.**
- **[118]** K. K. Gupta, **A.** Ranjan, P. Bhatnagar, L. K. Sahu, and **S.** Jain, "Multilevel inverter topologies with reduced device count: **A** review," *IEEE Transactions* on *Power Electronics,* vol. **31,** no. **1, pp. 135-151,** Jan **2016.**
- **[119]** K. Masuyama and **S.** R. H. Barrett, "On the performance of electrohydrodynamic propulsion," *Proceedings of the Royal Society of London A: Mathematical, Physical and Engineering Sciences,* vol. 469, no. 2154, **2013.** [Online]. Available: http://rspa.royalsocietypublishing.org/content/469/2154/20120623
- [120] **D.** Drew, **D. S.** Contreras, and K. **S. J.** Pister, "First thrust from a microfabricated atmospheric ion engine," in *2017 IEEE 30th International Conference on Micro Electro Mechanical Systems (MEMS).* **IEEE,** jan **2017.**
- [121] V. Y. Khomich and **I. E.** Rebrov, "In-atmosphere electrohydrodynamic propulsion aircraft with wireless supply onboard," *Journal of Electrostatics,* vol. **95, pp.** 1-12, oct **2018.**
- [122] **0.** M. Stuetzer, "Ion drag pressure generation," *Journal of Applied Physics,* vol. **30,** no. **7, pp.** 984-994, jul **1959.**
- **[123] E. A.** Christensen and P. **S.** Moller, "Ion-neutral propulsion in atmospheric media." *AIAA Journal,* vol. **5,** no. **10, pp. 1768-1773,** oct **1967.**
- [124] **J. S.** Townsend, *Electricity in Gases.* Clarendon Press, Oxford, **1915.**
- **[125] J.** Wilson, H. **D.** Perkins, and W. K. Thompson, "An investigation of ionic wind propulsion," **NASA,** Tech. Rep. **TM-2009-215822, 2009.**
- **[126] E.** Rutherford, "LIV. the velocity and rate of recombination of the ions of gases exposed to rntgen radiation," *The London, Edinburgh, and Dublin Philosophical Magazine and Journal of Science,* vol. 44, no. **270, pp.** 422-440, nov **1897.**
- **[127]** V. Y. Khomich and V. **A.** Yamshchikov, "Electrohydrodynamic flow for the active control of gas flows," *Physics-Uspekhi,* vol. **60,** no. **6, pp. 608-620,** jun **2017.**
- **[128] J.** Kriegseis, B. Mller, **S.** Grundmann, and **C.** Tropea, "Capacitance and power consumption quantification of dielectric barrier discharge (DBD) plasma actuators," *Journal of Electrostatics,* vol. **69,** no. 4, **pp. 302-312,** Aug. 2011.
- **[129]** V. **I.** Gibalov and **G. J.** Pietsch, "The development of dielectric barrier discharges in gas gaps and on surfaces," *Journal of Physics D: Applied Physics,* vol. **33,** no. 20, **pp. 2618-2636,** sep 2000.
- **[130] C.** L. Enloe, T. **E.** McLaughlin, R. **D.** V. Dyken, K. **D.** Kachner, **E. J.** Jumper, and T. **C.** Corke, "Mechanisms and responses of a single dielectric barrier plasma actuator: Plasma morphology," *AIAA Journal,* vol. 42, no. **3, pp. 589-594,** mar 2004.
- **[131]** X. She, **A. Q.** Huang, and R. Burgos, "Review of solid-state transformer technologies and their application in power distribution systems," *IEEE Journal of Emerging and Selected Topics in Power Electronics,* vol. **1,** no. **3, pp. 186-198,** Sep. **2013.**
- **[132] J. D.** Boles, **J. J.** Piel, and **D. J.** Perreault, "Enumeration and analysis of dcdc converter implementations based on piezoelectric resonators," in *2019 20th Workshop on Control and Modeling for Power Electronics (COMPEL),* June **2019, pp. 1-8.**
- **[133]** W. H. Inc. **(2019)** Typical properties of ptfe. [Online]. Available: http: //catalog.wshampshire.com/Asset/psg-teflon.ptfe.pdf
- [134] **C.** McLyman, *Transformer and Inductor Design Handbook.* CRC Press, **2017.** [Online]. Available: https://books.google.com/books?id=JR70BQAAQBAJ
- **[135]** T. Inc. **(2019)** Siferrit material n49. [Online]. Available: https://www.tdk-electronics.tdk.com/download/528856/ cf394eea3fae828c345f46dc297b76ab/pdf-n49.pdf
- **[136]** R. Erickson and **D.** Maksimovic, *Fundamentals of Power Electronics,* Springer US, 2001. [Online]. Available: https: //books.google.com/books?id=On9-rJTR8ygC
- **[137] C.** P. Inc. **(2019)** Technical data sheet of **d72/6120f-** dap. [Online]. Available: https://www.cosmicplastics.com/wp-content/uploads/2016/ **01/TDS-DAP-d72-6120f-1.pdf**
- **[138] C.** Corporation. **(2019)** Coil bobbin catelog and design manual, page **11.** [Online]. Available: http://www.cosmocorp.com/docs/en/COSMO-bcat-en-lores. **pdf**
- **[139] C.** P. Inc. **(2019)** Technical data sheet of e4920 epoxy. [Online]. Available: https://www.cosmicplastics.com/wp-content/uploads/2016/ 01/TDS-EPOXY-e4920-1.pdf
- [140] **E.** P. Inc. **(2019)** Delrin series natural. [Online]. Available: https://www.ensingerplastics.com/en-us/shapes/products/ acetal-tecaform-ad-natural#/product-technical-detail-collapse-item-2-lvl-1
- [141] **A.** *J.* Palermo, "Distributed capacity of single-layer coils," *Proceedings of the Institute of Radio Engineers,* vol. 22, no. **7, pp. 897-905,** July 1934.
- [142] F. Terman, *Radio engineer's handbook.* McGraw-Hill Book Company, inc., 1943. [Online]. Available: https://books.google.com/books? **id=b7Q8AAAAIAAJ**
- [143] P. Stream. **(2019)** Wire gauge and current limits including skin depth and strength. [Online]. Available: https://www.powerstream.com/Wire-Size.htm
- [144] M. K. Kazimierczuk, **N.** Thirunarayan, and **S.** Wang, "Analysis of series-parallel resonant converter," *IEEE Transactions on Aerospace and Electronic Systems,* vol. **29,** no. **1, pp. 88-99,** Jan **1993.**
- [145] **A.** Massarini and M. K. Kazimierczuk, "Self-capacitance of inductors," *IEEE Transactions on Power Electronics,* vol. 12, no. 4, **pp. 671-676,** July **1997.**
- [146] V. Inc. **(2019) X150ff3** datasheet from vmi inc. [Online]. Available: http://www.voltagemultipliers.com/wp-content/uploads/2018/10/ X20FF3-X50FF3-X100FF3_X150FF3_X20FF5-X50FF5_X100FF5-X150FF5. **pdf**
- [147] R. Wire. **(2019)** Rubadue wire homepage. [Online]. Available: https: //www.rubadue.com/
- [148] Glenair. **(2019)** Glenair homepage. [Online]. Available: https://www.glenair. com/index.htm
- [149] **A.** Alden. **(2019)** Amphenol alden homepage. [Online]. Available: https://www.amphenolalden.com/medical-interconnect-products-solutions/ high-voltage-connectors
- **[150] D.** Costinett, **D.** Maksimovic, and R. Zane, "Circuit-oriented treatment of nonlinear capacitances in switched-mode power supplies," *IEEE Transactions on Power Electronics,* vol. **30,** no. 2, **pp. 985-995,** Feb **2015.**
- **[151] A. J.** Hanson, **J. A.** Belk, **S.** Lim, **C.** R. Sullivan, and **D. J.** Perreault, "Measurements and performance factor comparisons of magnetic materials at high frequency," *IEEE Transactions on Power Electronics,* vol. **31,** no. **11, pp. 7909- 7925,** Nov **2016.**
- **[152] A. J.** Hanson, "Enabling miniaturized grid-interface power conversion," Ph.D. dissertation, Massachusetts Institute of Technology, **2019.**
- **[153]** Jieli Li, **C.** R. Sullivan, and **A.** Schultz, "Coupled-inductor design optimization for fast-response low-voltage dc-dc converters," in *APEC. Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.02CH37335),* vol. 2, March 2002, **pp. 817-823** vol.2.
- [154] **I.** Williams. **(2013)** Ti precision design. [Online]. Available: http: //www.ti.com/lit/ug/tidu033/tidu033.pdf