

## MIT Open Access Articles

*Towards DTCO in High Temperature GaN-on-Si Technology: Arithmetic Logic Unit at 300 °C and CAD Framework up to 500 °C*

The MIT Faculty has made this article openly available. **Please share** how this access benefits you. Your story matters.

**Citation:** Xie, Qingyun, Yuan, Mengyang, Niroula, John, Sikder, Bejoy, Luo, Shisong et al. 2023. "Towards DTCO in High Temperature GaN-on-Si Technology: Arithmetic Logic Unit at 300 °C and CAD Framework up to 500 °C." 2023 IEEE Symposium on VLSI Technology and Circuits.

**As Published:** 10.23919/vlsitechnologyandcir57934.2023.10185364

**Publisher:** IEEE

**Persistent URL:** <https://hdl.handle.net/1721.1/151274>

**Version:** Author's final manuscript: final author's manuscript post peer review, without publisher's formatting or copy editing

**Terms of use:** Creative Commons Attribution-Noncommercial-Share Alike



# Towards DTCO in High Temperature GaN-on-Si Technology: Arithmetic Logic Unit at 300 °C and CAD Framework up to 500 °C

Qingyun Xie<sup>1\*†</sup>, Mengyang Yuan<sup>1†</sup>, John Niroula<sup>1</sup>, Bejoy Sikder<sup>2</sup>, Shisong Luo<sup>3</sup>, Kai Fu<sup>3,4</sup>, Nitul S. Rajput<sup>5</sup>,  
Ayan Biswas Pranta<sup>2</sup>, Pradyot Yadav<sup>1</sup>, Yuji Zhao<sup>3</sup>, Nadim Chowdhury<sup>2</sup>, and Tomás Palacios<sup>1\*</sup>

<sup>1</sup> Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA 02139, U.S.A. <sup>2</sup> Dept. of EEE, Bangladesh University of Engineering and Technology, Dhaka-1205, Bangladesh <sup>3</sup> Dept. of ECE, Rice University, Houston, TX 77005, U.S.A. <sup>4</sup> Dept. of ECE, University of Utah, Salt Lake City, UT 84112, U.S.A. <sup>5</sup> Technology Innovation Institute, Abu Dhabi P.O. Box 9639, U.A.E. \* e-mail: qyxie@mit.edu, tpalacios@mit.edu († equal contribution)

**Abstract:** This article reports advances in high temperature (HT) GaN-on-Si technology by taking pioneering steps towards design technology co-optimization (DTCO). A computer-aided design (CAD) framework was established and experimentally validated up to 500 °C, the highest temperature achieved by such a framework for GaN technology. This framework was made possible thanks to (1) demonstration of multiple key functional building blocks (e.g. arithmetic logic unit (ALU)) by the proposed technology at HT; (2) experimentally calibrated transistor compact models up to 500 °C (highest temperature modeled for an Enhancement-mode GaN transistor). Excellent agreement was achieved between experimental and simulated circuits in the static characteristics (<0.1 V difference in voltage swing) and trends of dynamic characteristics (timing) were accurately captured. By adopting complementary approaches in experiment and simulation, this work lays the foundation for the scaling-up of HT GaN-on-Si technology for mixed-signal applications of HT (>300 °C) electronics.

**Keywords:** GaN, arithmetic logic unit, VLSI, high temperature, compact modeling, MVSG, computer-aided design (CAD).

## Introduction

High temperature (HT) electronics is critical for emerging applications in automotive (electric vehicles), renewable energy (geothermal), oil and gas exploration (deep drilling), and aerospace (hypersonic aircraft) [1]. Such harsh environments (> 250 °C) exceed the typical rating of Silicon-on-Insulator (SOI) technology. These applications call for the deployment of wide band gap (WBG) semiconductors, where GaN, alongside SiC, stands out as a promising candidate [2].

Experimental research thus far has focused on proof-of-concept HT GaN transistors and circuits, based on a variety of logic families (Enhancement/Depletion-mode n-FET, complementary n/p-FETs etc. [3]–[5]), transistor technologies (*p*-GaN-gate, fluorine-plasma etc. [3]–[4]), and integration (monolithic or heterogeneous [6]). However, more research effort is required on: (1) improving the performance of HT circuits; (2) accessing the long-term robustness of the transistors; (3) monolithic integration on a scalable platform to accelerate commercialization; and (4) leveraging computer-aided design (CAD) framework to achieve rapid scaling-up and reduce time-to-market.

## Technology Foundation and Roadmap

The HT GaN technology used in this work (Fig. 1) stands out thanks to (1) state-of-the-art propagation delay  $t_p \propto L_G^2$  at 25 °C and operational at 500 °C (highest temperature of GaN ring oscillators (ROs)) [7]; (2) long-term robustness in harsh environment (Table I and [8]); (3) monolithically integrated on 150 mm GaN-on-Si platform [7]. The technology is based on E/D-mode *n*-FETs, where the E-mode driver is the *p*-GaN-gate AlGaIn/GaN high electron mobility transistor (HEMT) and the D-mode load (gate-source tied) is the AlGaIn/GaN HEMT. A refractory metal (tungsten) self-aligned gate process is used to achieve high uniformity and eventual scaling for HT, high-speed applications [9].

Using complementary approaches of experiment and simulation, this work advances a roadmap for the proposed technology (Fig. 2). At its core is a novel computer-aided design (CAD) framework that is then calibrated with experimental data at both the device-level (HT transistors) and circuit-level (more complex circuits, e.g. arithmetic logic unit (ALU)). The differences between the simulation and experimental circuits are used to provide feedback on future improvements to the proposed technology.

## Demonstration of Arithmetic Logic Unit (ALU)

An important milestone for the development of HT electronics would be the demonstration of a microprocessor unit (MPU). Using the proposed technology, a variety of building blocks were fabricated. NAND and NOR gates were operational at 300 °C (Fig. 3(a)–(b)). The ALU, which consists of the control bit ( $A > B$ ) and an output bit (XOR), exhibits correct operation at 300 °C (Fig. 3(c)–(d)). The results are achieved at  $V_{DD}=5$  V (a low bias for WBG circuits [10]) and without a negative bias ( $V_{SS}$ )

terminal (commonly needed in SiC-based circuits [10]). The ALU maintains a voltage swing of ~4.7 V ( $V_{DD}=5$  V) at 300 °C which indicates high noise margin at HT, and will serve as a key component of the future HT one-instruction set computer (OISC) [11].

## Experimentally Verified CAD Framework for HT GaN-on-Si Technology

A CAD framework of the proposed technology would serve as a first step towards the scaling up and eventual design technology co-optimization (DTCO) [12]. A unique challenge in this framework is the need for modeling and validation over a wide temperature range. To this end, a HT-enhanced version of the industry-standard MIT Virtual Source GaN Transistor Model (MVSG) [13] was adopted to achieve excellent fit up to 500 °C (Fig. 4). Table II presents 6 key MVSG parameters with up to second-order temperature dependencies. The E-mode transistor features a unique trend in  $V_{TH}$  due to its *p*-GaN-gate. A slightly increasing  $V_{TH}$  was found up to 300 °C, which could be attributed to the increasing ionization ratio of Mg (dopant) in *p*-GaN. A decrease in  $V_{TH}$  above 300 °C is due to a lower turn-on voltage of the *p*-*i*-*n* junction (in *p*-GaN-gate) and a reduced Schottky barrier (gate metal/*p*-GaN) height [14]. A two-part equation (Eq. (1)) for  $V_{TH}$  was inserted in the enhanced MVSG.


Besides the conventional “CAD simulation path” (Fig. 2), this work also pursues the “experimental circuit validation path,” which takes advantage of the experimental results to benchmark the accuracy of the proposed CAD framework. Excellent agreement is obtained in the static characteristics of the inverter and ALU at HT, as shown in the <0.1 V difference in the voltage swing (Fig. 5(a)–(b)). In terms of the dynamic (transient) characteristics, excellent fit between the experimental and simulated  $t_p$  of the RO was achieved up to 500 °C (Fig. 5(c)). A constant ~10 % deviation was found, which could be improved by using future experimental data of higher-stage ROs. For the D flip-flop (DFF), the simulation underestimates the setup time ( $t_{su}$ ). However, a similar temperature-dependent trend (increase of ~8 ns) in  $t_{su}$  was found from 25 °C to 500 °C (Fig. 5(d)). This is the first study of GaN-based DFF up to 500 °C. A major reason for the difference in deviations (absolute values) of  $t_p$  and  $t_{su}$  is layout parasitics, given that the fabricated RO has a significantly more compact layout than that of the DFF (Fig. 5(e)–(f)). The simulation study confirms that, at HT, the increase in  $t_p$  and  $t_{su}$  is attributed to the lower  $I_{D,max}$  and higher  $R_{ON}$  in the E-mode transistor.

## Benchmarking and Conclusion


To the best of the authors’ knowledge, the proposed technology advances the frontier of HT electronics through the following aspects, for the first time: (1) demonstration of an ALU at 300 °C; and (2) E-mode GaN transistors were systematically characterized and modeled up to 500 °C (benchmarking in Table III). These experimental advances are supported by, and have strengthened the CAD framework for HT technology (benchmarking in Table IV): (1) the highest temperature (and widest temperature range) achieved by an experimentally verified CAD framework for GaN technology; (2) simultaneous verification and tuning of the models of two types of transistors (E-mode and D-mode) using >6 temperature-dependent parameters in the HT-enhanced MVSG; and (3) verification of CAD framework by multi-transistor (>10) ICs.

This work lays the technology roadmap of the proposed HT GaN technology and takes concrete steps towards the realization of a HT MPU and its DTCO. As part of future research, the proposed roadmap will be extended to HT (>300 °C) analog mixed-signal and power ICs. In the broader context, this work offers insights for the scaling-up of nascent semiconductor technologies (as exemplified by the proposed technology) to deliver practical microsystems.

**Acknowledgements:** This work was partially sponsored by NASA (80NSSC17K0768), Lockheed Martin Corp. (025570-00036), AFOSR (FA9550-22-1-0367), and Qualcomm Inc. (MAS-492857). Epitaxial wafers were provided by Enkris Semiconductor, Inc. Micro-fabrication was conducted at MIT.nano. The harsh environment characterization of the transistors was conducted by Dr. Gary W. Hunter and staff at NASA Glenn Research Center.



**Fig. 1.** (a) Proposed GaN high temperature (HT) technology based on an E/D-mode GaN-on-Si platform. (b) Tilted view shows the device structure and the cross-section (focused ion beam cut) of the fabricated circuit. Double-gate transistors are presented. The metal stack and interconnect are presented in the insets.




**Fig. 2.** Roadmap for the research of the proposed GaN HT technology. The green shapes indicate the key task or tool necessary for the accomplishment of each module. The numbered arrows indicate the two complementary pathways adopted in this work to scale up the proposed technology.

**TABLE I. ROBUSTNESS OF THE PROPOSED TECHNOLOGY IN HARSH ENVIRONMENT**


Specification	Change over 6 days
$V_{th}$	-5%
$I_{D,max}$	-20%
$\log(I_{ON}/I_{OFF})$	-7%
$R_{ON}$	+3%

The E-mode transistor was tested in a simulated harsh environment (465 °C, 90 atm., corrosive gases) over 6 days. Excellent robustness was achieved, therefore serving as the technology foundation for the HT circuits of this work.


INPUT	NAND	NOR	ALU
$A \ B$	$\overline{A} \overline{B}$	$\overline{A} + \overline{B}$	$A \oplus B \ A > B$
0 0	1	1	0 0
0 1	1	0	1 0
1 0	1	0	1 1
1 1	0	0	0 0



**Fig. 3.** Experimental demonstrations of logic gates and the arithmetic logic unit (ALU) at HT. (a) Logic table of NAND, NOR, and the ALU including their Boolean expressions. (b) Measured waveforms of NAND and NOR. (c) Micrograph of ALU after HT measurement. (d) Measured waveforms of the ALU outputs. These circuits are connected to  $V_{DD}=5$  V and GND without the need of a negative bias ( $V_{SS}$ ) terminal. The circuits are measured in a probe station with a thermal chuck whose rating is 300 °C.



**Fig. 4.** Characterization and compact modeling of the transistors up to 500 °C. Industry-standard MIT Virtual Source GaN Transistor Model (MVSG) was used. (a) Transfer characteristics of the E-mode transistor (driver,  $W/L=36/2$   $\mu\text{m}/\mu\text{m}$ ). (b) E/D-mode inverter. (c)-(e) Output characteristics of the driver with the load line (D-mode transistor,  $W/L=12/2$   $\mu\text{m}/\mu\text{m}$ ), at {25, 300, 500} °C, respectively. (f) Summary of the key parameters of the driver transistor,  $V_{TH}$  (calculated by linear extrapolation at  $V_{DS}=3$  V) and  $R_{ON}$  (calculated at  $V_{GS}=5$  V,  $V_{DS}=0.1$  V). Excellent fit was achieved using a single model of transistor across a wide temperature range.



**Fig. 5.** Convergence of "CAD simulation path" and "experimental circuit validation path": Experimental results of the circuit proof-of-concept demonstrations are used to compare against the simulations. (a) Inverter voltage transfer curves at 300 and 500 °C. (b) Waveform of the ALU at 300 °C. (c) Ring oscillator (RO) (7-stage) propagation delay vs. temperature up to 500 °C. (d) D flip-flop (DFF) setup time vs. temperature. This is the first study of GaN-based DFF up to 500 °C. (e)-(f) Layouts of the RO and DFF, respectively. This comparison illustrates the importance of a compact layout and the need for accurate parasitic extraction in the proposed technology. The fabricated circuits are measured up to the rating of the thermal chuck in the particular probe station (two different probe stations with ratings of 300 °C and 500 °C were used). In all circuits,  $V_{DD}=5$  V and no  $V_{SS}$ .

**TABLE II. KEY PARAMETERS OF THE MVSG MODELS**

Parameter	E-mode	D-mode	Parameter	E-mode	D-mode
$C_g$ (nF/cm <sup>2</sup> )	2.75	3.50	$R_1$ (10 <sup>-4</sup> K)	1	6
$v(T_0)$ (10 <sup>6</sup> cm/s)	6.5	10	$R_2$ (10 <sup>-6</sup> K)	22	3.6
$v_c$ (10 <sup>3</sup> K)	1	1	$SS(T_0)$ (mV/dec)	110	110
$\mu(T_0)$ (cm <sup>2</sup> /V·s)	220	550	$V_{TH}(T_0)$ (V)	1.5	-1.6
$R_{sh}(T_0)$ ( $\Omega/\square$ )	1050	920	$V_{TH2}$ (10 <sup>-4</sup> V/K)	1	-2
$R_c(T_0)$ (k $\Omega\cdot\mu\text{m}$ )	1.1	1.1	$V_{TH22}$ (10 <sup>-3</sup> V/K)	-1.6	0

Eq. (1): Modified equation for  $V_{TH}(T)$  of the E-mode transistor  
 $V_{TH}(T) = V_{TH}(T_0) + V_{TH1} \times (T - T_0) + V_{TH2}(T) \times (T - T_1)$   
 $V_{TH2}(T) = \{0 \text{ if } T < 300, V_{TH22} \text{ if } T > 300\}, \{T_0, T_1\} = \{25, 300\} \text{ } ^\circ\text{C}$  (1)

**TABLE IV. BENCHMARKING OF RECENTLY PUBLISHED HT GAN CIRCUIT SIMULATIONS**

Feature	Publication	[18] (2021)	[19] (2021)	[20] (2022)	[15] (2022)	This Work (2023)
Wafer		GaN-on-Sapphire	GaN-on-Si	GaN-on-SiC	GaN-on-SiC	GaN-on-Si
Technology		D-mode (HEMT)	Complementary (p-GaN-gate HEMT + p-FET)	D-mode (HEMT)	D-mode (HEMT)	E/D-mode (p-GaN-gate HEMT + HEMT)
Integration		3D Bonding	Monolithic	Monolithic	PCB	Monolithic
Highest temperature (°C)		300	300	160, 400, 550	220	500
$V_{DD}$ (V)		0	5	14	20	5
$V_{SS}$ (V)		-12	No $V_{SS}$	-14	N.A.	No $V_{SS}$
Circuit experiment		Oscillator at 1 GHz	-	NAND/NOR, DFF, Voltage ref.	Transmitter at 2 GHz	ALU
Circuit simulation		(same as above)	RO, SRAM	Passive components	(same as above)	ALU, RO, DFF
Circuit sim. verified by exp.		✓	-	-	✓	✓

Highlights of the proposed CAD framework include: (1) the highest temperature (and widest temperature range) achieved by an experimentally verified CAD framework for GaN technology; (2) simultaneous verification and tuning of the models of two types of transistors (E-mode and D-mode); (3) verification of CAD framework by multi-transistor (>10) ICs.

**TABLE III. BENCHMARKING OF HT E-MODE GAN HEMTS**

Publication	[3] (2007)	[16] (2022)	[14] (2015)	[17] (2020)	This Work (2023)
Transistor type	F-plasma	MIS	p-GaN gate	p-GaN gate	p-GaN gate
Highest temp. (°C)	375	250	420	175	500
Compact modeling	-	-	-	✓	✓

This work features the highest temperature at which an E-mode GaN transistor is systematically characterized and then modeled.

**References** [1] J. Watson and G. Castro, *J. Mater. Sci.: Mater. Electron.*, 2015. DOI: 10.1007/s10854-015-3459-4 [2] P. G. Neudeck et al., *Proc. IEEE*, 2002. DOI: 10.1109/JPROC.2002.1021571 [3] Y. Cai et al., *EDL*, 2007. DOI: 10.1109/LED.2007.895391 [4] N. Chowdhury et al., *EDL*, 2020. DOI: 10.1109/LED.2020.2987003 [5] L. Zhang et al., *IEDM*, 2021. DOI: 10.1109/IEDM19574.2021.9720653 [6] C. Ren et al., *ACS Appl. Electron. Mater.*, 2021. DOI: 10.1021/acsaem.1c00571 [7] M. Yuan et al., *EDL*, 2022. DOI: 10.1109/LED.2022.3204566 [8] M. Yuan et al., *WIPDA*, 2022. DOI: 10.1109/WIPDA56483.2022.9955304 [9] Q. Xie et al., *IEDM*, 2022. DOI: 10.1109/IEDM45625.2022.10019401 [10] M. Yuan et al., *EDL*, 2022. DOI: 10.1109/LED.2022.3218671 [11] M. M. Shulaker et al., *Nature*, 2013. DOI: 10.1038/nature12502 [12] T. Simani et al., *VLSI*, 2020. DOI: 10.1109/VLSITechnology18217.2020.9265083 [13] U. Radhakrishna et al., *TED*, 2019. DOI: 10.1109/TED.2018.2848721 [14] C. Fleury et al., *Microel. Reliab.*, 2015. DOI: 10.1016/j.microrel.2015.06.010 [15] F. L. Pour et al., *TMTT*, 2022. DOI: 10.1109/TMTT.2022.3173902 [16] N. Sun et al., *TED*, 2022. DOI: 10.1109/TED.2021.3131118 [17] S. Shamsir et al., *TED*, 2020. DOI: 10.1109/TED.2019.2961908 [18] P. Palacios et al., *IMS*, 2021. DOI: 10.1109/IMS19712.2021.9574881 [19] N. Chowdhury et al., *DRC*, 2021. DOI: 10.1109/DRC52342.2021.9467201 [20] A. Hassan et al., *Electronics*, 2022. DOI: 10.3390/electronics11010042