

MIT Open Access Articles

A nanocryotron memory and logic family

The MIT Faculty has made this article openly available. **Please share** how this access benefits you. Your story matters.

Citation: Alessandro Buzzi, Matteo Castellani, Reed A. Foster, Owen Medeiros, Marco Colangelo, Karl K. Berggren; A nanocryotron memory and logic family. Appl. Phys. Lett. 3 April 2023; 122 (14): 142601.

As Published: 10.1063/5.0144686

Publisher: AIP Publishing

Persistent URL: <https://hdl.handle.net/1721.1/153220>

Version: Final published version: final published article, as it appeared in a journal, conference proceedings, or other formally published context







Terms of use: Creative Commons Attribution



RESEARCH ARTICLE | APRIL 03 2023

A nanocryotron memory and logic family

Special Collection: [Advances in Superconducting Logic](#)

Alessandro Buzzi ; Matteo Castellani ; Reed A. Foster ; Owen Medeiros ; Marco Colangelo ; Karl K. Berggren 



Appl. Phys. Lett. 122, 142601 (2023)

<https://doi.org/10.1063/5.0144686>



View Online




Export Citation

CrossMark



Integrates all
Instrumentation + Software
for Control and Readout of

Superconducting Qubits
NV-Centers
Spin Qubits



Superconducting Qubit Setup

[find out more >](#)

A nanocryotron memory and logic family

Cite as: Appl. Phys. Lett. **122**, 142601 (2023); doi: 10.1063/5.0144686

Submitted: 31 January 2023 · Accepted: 17 March 2023 ·

Published Online: 3 April 2023



View Online



Export Citation



CrossMark

Alessandro Buzzi,^{a)} Matteo Castellani, Reed A. Foster, Owen Medeiros, Marco Colangelo, and Karl K. Berggren

AFFILIATIONS

Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, Massachusetts 02139, USA

Note: This paper is part of the APL Special Collection on Advances in Superconducting Logic.

^{a)} Author to whom correspondence should be addressed: abuzzi@mit.edu

ABSTRACT

The development of superconducting electronics based on nanocryotrons has been limited so far to few device circuits, in part due to the lack of standard and robust logic cells. Here, we introduce and experimentally demonstrate designs for a set of nanocryotron-based building blocks that can be configured and combined to implement memory and logic functions. The devices were fabricated by patterning a single superconducting layer of niobium nitride and measured in liquid helium on a wide range of operating points. The tests show 10^{-4} bit error rates with above $\pm 20\%$ margins up to 50 MHz and the possibility of operating under the effect of an out-of-plane 36 mT magnetic field, with $\pm 30\%$ margins at 10 MHz. Additionally, we designed and measured an equivalent delay-flip-flop made of two memory cells to show the possibility of combining multiple building blocks to make larger circuits. These blocks may constitute a solid foundation for the development of nanocryotron logic circuits and finite-state machines with potential applications in the integrated processing and control of superconducting nanowire single-photon detectors.

© 2023 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>). <https://doi.org/10.1063/5.0144686>

The nanocryotron (or nTron) is a superconducting three-terminal component that was proposed as a candidate for low-power electronics in 2014.¹ This device has unique properties among superconducting devices, such as the capability of driving high-impedance loads and the possibility of operation in ambient magnetic fields. Several proof-of-concept circuits based on nanocryotrons have been demonstrated, including a memory cell,² a binary encoder,³ and an artificial neuron for neuromorphic computing.⁴ In addition, the possibility of interfacing the nTron with other technologies, such as superconducting nanowire single-photon detectors (SNSPDs), rapid single flux quantum (RSFQ), and cryo-CMOS, has been demonstrated.⁵ Interfacing these technologies is beneficial for the development of integrated sensors and superconducting optoelectronic hardware.⁶

Despite their promising characteristics, nTron-based circuits have only been demonstrated at the scale of a few devices, thus far, limiting their potential applications. In particular, the realization of larger circuits has been hindered by the absence of nTron-based standard cells that can be easily combined together. Therefore, in this work, we introduce a set of building blocks that integrate memory and logic functions and demonstrate these blocks experimentally, in isolation as individual cells, and cascaded, to show the feasibility of large-scale logic circuits.

To understand the working principle of the circuits, it is necessary to first understand how an nTron works. The device behaves as a current-controlled normally closed switch. The gate of an nTron is connected to the device's main channel by a narrow choke. If the current in the choke exceeds the critical current of this choke, a localized resistive area, or hotspot, is generated at the gate constriction. The presence of this hotspot suppresses the critical current of the corresponding branch of the loop.

Here, we describe the elementary cell of the logic family, which is a destructive readout memory.

The circuit topology of the cell is shown in Fig. 1. It is composed of a superconducting loop containing a kinetic inductor and two nTrons whose gates are connected to the input (IN) and read (READ) terminals. The output terminal (OUT) is placed above the READ. A direct current biases the loop. The state is determined by the primary direction of the current, flowing in the left or right branch of the loop.

Due to the presence of the kinetic inductor in the right branch of the loop, when the cell is turned on, the bias current flows almost entirely into the left branch. This state, depicted in Fig. 1(a), corresponds to the zero state ("0").

The state of the cell can be modified or read by sending current pulses to the nTrons' gate terminals. The writing and reading




FIG. 1. Memory cell writing and reading procedures. (a) Due to the presence of the kinetic inductor, the bias current initially flows in the left branch of the loop. The cell is in the “0” state. (b) When a pulse arrives at the IN terminal, a hotspot develops in the corresponding nTron channel. The presence of this resistive region transfers the bias current to the right branch of the loop. (c) The current continues to flow in the right branch. The cell is in the “1” state. (d) If a pulse is sent to the READ terminal, a hotspot is formed in the right branch. The resistive region produces a voltage spike at the OUT terminal and moves the bias current to the left branch. The cell is reset to the “0” state, depicted in (a).

procedures are shown in Fig. 1. As mentioned, the cell is initially in the “0” state [Fig. 1(a)]. The state can be set to “1” by sending a current pulse to the input (IN) nTron [Fig. 1(b)]. If the current exceeds the gate’s critical current, a hotspot is created. Since the bias current is flowing in the left branch of the loop, the hotspot expands, causing the nTron channel to switch to the normal state. Due to the presence of this normal (resistive) region, the bias current is transferred from the left branch to the right one, which is superconducting. The bias current flows in the right branch [Fig. 1(c)]. The “1” state has been written in the memory cell. Analogously, the cell can be read by sending a current pulse to the READ terminal. If the cell is in the “1” state, the formation of the hotspot moves the current back to the left branch. Moreover, due to the inductor, a voltage spike is now produced at the

output terminal (OUT), as shown in [Fig. 1(d)]. During the reading, the cell returns to the “0” state. If a cell in the “0” state is read, no hotspot is generated in the right branch. Therefore, the state is left unaltered, and no output signal is generated.

The device resembles an RSFQ set-reset latch in topology and behavior.⁷ However, unlike a Josephson junction, an nTron is a three-terminal device with a gate terminal that controls the state of the main channel. This geometric difference allows multiple nTrons in the same superconducting loop to be addressed individually. By adding extra nTrons to the memory cell, different logic gates can be obtained using a single loop, which is not the case for RSFQ gates.

Figure 2 illustrates three such gates. Figure 2(a) shows an OR gate, which is created by adding an extra input to the left branch of




FIG. 2. Logic gates circuit schematic. (a) If extra nTrons are added to the left branch of the cell’s loop, the memory switches to the “1” state if any of them receives an input spike. Therefore, the device behaves as an OR gate, in which the state is preserved until reading. (b) An analogous NOT gate can be obtained by moving the input to the right branch and adding a reset nTron in the left branch to precharge the state to “1.” (c) A NOR gate can be made by adding extra inputs to the NOT gate. After reset, any input spike would move the current to the left branch and, thus, the state to “0.” For the sake of simplicity, the shunt and output resistors (connected to the top of the left branch and the OUT terminal) are not shown in the schematics.




FIG. 3. NOR gate micrograph and experimental voltage traces. (a) Scanning electron micrograph of a NOR gate with a 20 nH kinetic inductor, in the middle of the loop, and all the electrical terminals. (b)–(d) Experimental voltage traces of a NOR gate with different input configurations. In the three cases, the cell was preset to “1” by sending a current spike to the RST terminal. (b) No input was sent, and thus, the state of the cell was preserved until reading. The read spike generated a corresponding output spike. (The delay between the reading spike and the output signal was mainly given by the wiring of the setup and not by internal effects.) Conversely, when one (c) or both (d) inputs fired, the cell was set back to “0,” and no output was generated. The plots are vertically offset for clarity.

the memory cell. If either input receives a current spike, the bias current is diverted to the right branch, setting the cell to the “1” state. To make a NOT gate, the input terminal is moved to the right branch, and an extra reset (RST) nTron is inserted in the left branch [Fig. 2(b)]. In this case, the RST nTron is switched first, to preset the cell state to “1.” If a current spike is injected into the IN terminal before reading, the cell is set to “0.” Otherwise, the cell remains in the “1” state. Finally, if extra inputs are added to the NOT gate, the cell will be set to “0” if any of these receives a current spike. The cell behaves as a NOR gate [Fig. 2(c)]. Since the NOR operation is functionally complete (i.e., any logic operation can be expressed in terms of NORs), the set of these gates is logically universal. It is worth noticing that in the inverting gates, the output terminal is placed above the READ but below the inputs; otherwise, each input pulse

would generate unwanted output signals due to the resistive state generation. Similar to the memory cell, each of these gates preserves the state until it is read by sending a reading signal, which releases the result of the operation.

We determined the target circuit parameters of the device designs with SPICE simulations, using an electrical model of the nTron.^{8,9}

Starting from the obtained values, the devices were fabricated on thermal oxide on silicon chips, with an oxide thickness of 300 nm. A 15 nm-thick niobium nitride (NbN) film was deposited by reactive sputtering,¹⁰ patterned with electron beam lithography, and etched with CF₄ reactive ion etching.¹¹ A scanning electron micrograph of a NOR gate with a 20 nH inductor is depicted in Fig. 3(a). Finally, the chip was wire-bonded to a printed circuit board on which 50 Ω shunt resistors were soldered.

The circuits were tested in liquid helium (4.2 K). We employed a custom dip probe,¹² which includes a copper coil to apply out-of-plane magnetic fields to the samples. To evaluate the devices’ bit error rate (BER), we used a Keysight PXIe M3202A arbitrary waveform generator and an M3102A digitizer.

In this work, we experimentally tested multiple devices (on two chips) with different values of loop inductance: five memory cells with 60 nH, 40 nH, 20 nH, and 5 nH, two OR gates with 60 nH and 40 nH, two NOR gates with 20 nH, and a NOT gate with 20 nH. All the devices’ nTrons had a 300 nm-wide main channel and a 30 nm-wide choke.

The experimental voltage traces for different input configurations of a NOR gate are presented in Figs. 3(b)–3(d).

As shown in Fig. 3(b), the cell was first set to “1” by the RST signal, and no subsequent input was applied. Therefore, when the READ signal was applied, an output pulse was generated. (The state “1” was read out.) In the traces of Figs. 3(c) and 3(d), a current spike was injected into at least one input terminal, moving the bias current to the left branch and, thus, setting the memory to “0.” In this case, no output pulse was generated, as expected for a NOR gate.

We measured the bit error rate (BER) of a memory cell (with a 40 nH inductor) to characterize the performance of the devices. The analysis took into account a range of bias and input currents to study the margins of operation of the circuit. Each point of the sweep was tested on a 10⁴-bit-long pseudo-random sequence. Furthermore, the BER, shown in Fig. 4, was evaluated at different frequencies and in a magnetic field.

Figures 4(a)–4(c) show the variation of the low-error operating region (in yellow) as a function of frequency. At 10 MHz, the operating point margins, from the center of the region, are greater than ±40% in both directions. With increasing frequency, the area was observed to narrow in the horizontal direction, corresponding to the peak current of the input spikes. We related this observed narrowing to a more frequent occurrence of latching of the nTrons (i.e., they do not return to the superconducting state¹³) for high bias and input currents. The device produced high error rates as well if the currents were too low to generate a hotspot (under-biasing).

The maximum frequency of operation was limited by the time needed for the nTrons to recover the superconducting state from the resistive state. Whenever a hotspot was generated in one branch of the loop before the other branch had recovered the superconducting state, the nTrons of both branches latched to the resistive state. To recover the device from this latching state, we had to reset the memory by




FIG. 4. Memory cell bit error rate (BER) at different frequencies and magnetic field intensities. The BER is evaluated on a range of operating points at (a) 10 MHz, (b) 25 MHz, and (c) 50 MHz, and at 10 MHz under a magnetic field of (d) 12 mT and (e) 36 mT. Each bias point was measured on 10^4 pseudo-randomly generated input bits.

removing the bias current. The occurrence of this phenomenon was mitigated by separating input and read signals by a setup time of ~ 10 ns. The operation of the device was demonstrated up to 100 MHz, but with very narrow margins on the operating point, due to the shorter setup time and, therefore, a more frequent occurrence of latching events.

One of the advantages of superconducting nanowires and nTrons over other superconducting technologies is their ability to operate in a magnetic field.¹⁴ Therefore, the BER was measured at 10 MHz in the presence of a static magnetic field. The corresponding results are shown in Figs. 4(d) and 4(e). With a 12 mT out-of-plane field applied to the chip, the BER remained essentially unaffected. In contrast, when the field was increased up to 36 mT, the operating margins shrank and shifted to lower values of bias current. This effect is likely to be related to the extra current added to the loop by flux trapping,¹⁵ which causes a decrease in the effective switching current of branches. Despite the shift, the device continued to perform with $\pm 30\%$ margins around the optimal operating point.

The choice of the operating point also affects the energy per operation. An upper bound to the energy consumption can be estimated by considering the bias current to flow for 5 ns through a 50Ω resistance (strictly higher than the parallel combination of the hotspot resistance and the shunt) during each switching event. For a reasonable choice of current magnitudes, the energy per operation was estimated to be 1 fJ.

After demonstrating and analyzing single-cell devices, we designed an equivalent primary-secondary (two-section) delay-flip-flop, made of two memories, to show the possibility of combining multiple cells. The schematic of the circuit is reported in Fig. 5(a). In this flip-flop, each cell stores its logic state until reading. When a cell is read, the state is transferred to the following stage. The reading of the two cells is performed by the out-of-phase signals CLK 1 and CLK 2.

The output of the first cell and the input of the second one were connected by a 20Ω resistor. The presence of the resistance prevented any persistent current from being stored in the connection, which could cause unwanted switching of the second-cell input nTron. The corresponding experimental voltage traces are displayed in Fig. 5(b). Initially, both memories were in the “0” state. Therefore, any reading operation did not produce an output signal. Once a current spike was sent to the IN terminal, the first cell switched to “1.” When this cell was read with a CLK 1 signal, the memory was reset, and a voltage spike was produced at the OUT 1 terminal. This spike set the second cell to the “1” state. Its state could then be read and reset by sending a current pulse to the CLK 2 terminal. The circuit demonstrates the possibility of connecting multiple cells. Moreover, it constitutes a basic element for other circuits, such as a shift register.

Following the analysis of the experimental results, it is worth examining further advantages and limitations involved in the scaling of this technology. The main limitation for shrinking the size of the device is given by the kinetic inductor. This component plays three




FIG. 5. Equivalent delay-flip-flop schematic and experimental voltage traces. (a) The schematic shows the resistive connection of two memory cells controlled by two clock signals. (b) Experimental voltage traces of two memory cells (with 60 nH inductors) connected together. A current spike was sent to the IN terminal of the first cell, which sampled the input and, thus, switched to the “1” state. The value was transmitted to the second cell by a CLK 1 current pulse, which also reset the first cell. Finally, the CLK 2 signal read the second cell producing an output (OUT 2 terminal) signal and set the second cell to “0” again. As can be noticed from the traces, the CLK 2 pulses produced an output spike only if the first cell was in the “1” state [a condition marked as “sample” in (b)]. The plots in (b) are vertically offset for clarity.

fundamental roles in the cells’ functioning: (1) It sets the cell state to “0” when the device is turned on, (2) it increases the output impedance, and (3) it reduces the impact of latching. All three roles benefit from the use of larger inductances. Of particular importance is the effect of the inductance on the output impedance, which affects the peak voltage of the output spikes. Indeed, the smallest memory tested (5 nH inductor) worked properly but produced lower signal levels. Nevertheless, the inductor size problem could be solved by employing high-fan-in gates in logic circuits. The cost, in terms of area, of additional nTrons in the loop is negligible compared to the kinetic inductor area, which does not increase for multi-input gates. Therefore, employing multi-input gates would result in a decrease in the overall area footprint per logic function. In addition, the nTron’s high output current¹ could lead to larger fan-out gates, which would reduce the number of cells of a logic circuit, resulting again in a decrease in area footprint.

To further assess the technology’s applicability, future work should focus on the demonstration of multiple gates’ logic circuits and integration with SNSPDs for elementary control and processing.

This work effectively creates a design methodology for nanocryotron circuits wherein a layer of digital abstraction can now be placed

between the device physics and the information-processing needs of an application. The result is a much simpler, more accessible design paradigm for nanocryotrons. With this tool, future researchers can explore applications of these devices in areas such as quantum control, superconducting detector readout, and low-power electronics for extreme environments.

The design and fabrication stages of this work were supported by the DARPA HR001120S0045 Invisible Headlights program. The final stage of the work (including data analysis and manuscript preparation) was supported by the DOE National Laboratory LAB 21-2491 Microelectronics grant. We would like to thank James Daley and Mark Mondol of the NanoStructures Laboratory for technical assistance; Kyle Richards and Teja Kothamasu for their assistance with setting up and using the Keysight PXIe system; and Brenden Butters, who developed the custom dip probe, a fundamental element of the setup.

AUTHOR DECLARATIONS

Conflict of Interest

The authors have no conflicts to disclose.

Author Contributions

Alessandro Buzzi: Conceptualization (lead); Data curation (lead); Investigation (lead); Software (lead); Visualization (lead); Writing – original draft (lead). **Matteo Castellani:** Conceptualization (supporting); Data curation (supporting); Investigation (equal); Software (supporting); Supervision (lead); Validation (equal); Visualization (equal); Writing – review & editing (equal). **Reed A. Foster:** Investigation (equal); Software (equal); Writing – review & editing (equal). **Owen Medeiros:** Investigation (equal); Supervision (supporting); Validation (equal); Writing – review & editing (supporting). **Marco Colangelo:** Conceptualization (supporting); Investigation (equal); Resources (equal); Supervision (equal); Validation (equal); Writing – review & editing (equal). **Karl K. Berggren:** Conceptualization (supporting); Project administration (lead); Supervision (equal); Validation (equal); Writing – review & editing (equal).

DATA AVAILABILITY

The data that support the findings of this study are available from the corresponding author upon reasonable request.

REFERENCES

- A. N. McCaughan and K. K. Berggren, “A superconducting-nanowire three-terminal electrothermal device,” *Nano Lett.* **14**, 5748–5753 (2014).
- B. A. Butters, R. Baghdadi, M. Onen, E. A. Toomey, O. Medeiros, and K. K. Berggren, “A scalable superconducting nanowire memory cell and preliminary array test,” *Supercond. Sci. Technol.* **34**, 035003 (2021).
- K. Zheng, Q.-Y. Zhao, H.-Y.-B. Lu, L.-D. Kong, S. Chen, H. Hao, H. Wang, D.-F. Pan, X.-C. Tu, L.-B. Zhang, X.-Q. Jia, J. Chen, L. Kang, and P.-H. Wu, “A superconducting binary encoder with multigate nanowire cryotrons,” *Nano Lett.* **20**, 3553–3559 (2020).
- E. Toomey, K. Segall, M. Castellani, M. Colangelo, N. Lynch, and K. K. Berggren, “Superconducting nanowire spiking element for neural networks,” *Nano Lett.* **20**, 8059–8066 (2020).
- Q.-Y. Zhao, A. N. McCaughan, A. E. Dane, K. K. Berggren, and T. Ortlev, “A nanocryotron comparator can connect single-flux-quantum circuits to conventional electronics,” *Supercond. Sci. Technol.* **30**, 044002 (2017).

- ⁶J. M. Shainline, S. M. Buckley, A. N. McCaughan, J. T. Chiles, A. Jafari Salim, M. Castellanos-Beltran, C. A. Donnelly, M. L. Schneider, R. P. Mirin, and S. W. Nam, "Superconducting optoelectronic loop neurons," *J. Appl. Phys.* **126**, 044902 (2019).
- ⁷K. Likharev and V. Semenov, "RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems," *IEEE Trans. Appl. Supercond.* **1**, 3–28 (1991).
- ⁸M. Castellani, "Design of superconducting nanowire-based neurons and synapses for power-efficient spiking neural networks," M.S. thesis (Politecnico di Torino, 2020).
- ⁹K. K. Berggren, Q.-Y. Zhao, N. Abebe, M. Chen, P. Ravindran, A. McCaughan, and J. C. Bardin, "A superconducting nanowire can be modeled by using SPICE," *Supercond. Sci. Technol.* **31**, 055010 (2018).
- ¹⁰A. E. Dane, A. N. McCaughan, D. Zhu, Q. Zhao, C.-S. Kim, N. Calandri, A. Agarwal, F. Bellei, and K. K. Berggren, "Bias sputtered NbN and superconducting nanowire devices," *Appl. Phys. Lett.* **111**, 122601 (2017).
- ¹¹Q.-Y. Zhao, D. Zhu, N. Calandri, A. E. Dane, A. N. McCaughan, F. Bellei, H.-Z. Wang, D. F. Santavica, and K. K. Berggren, "Single-photon imager based on a superconducting nanowire delay line," *Nat. Photonics* **11**, 247–251 (2017).
- ¹²B. A. Butters, "Digital and microwave superconducting electronics and experimental apparatus," Ph.D. thesis (Massachusetts Institute of Technology, 2022).
- ¹³A. J. Kerman, J. K. W. Yang, R. J. Molnar, E. A. Dauler, and K. K. Berggren, "Electrothermal feedback in superconducting nanowire single-photon detectors," *Phys. Rev. B* **79**, 100509 (2009).
- ¹⁴T. Polakovic, W. R. Armstrong, V. Yefremenko, J. E. Pearson, K. Hafidi, G. Karapetrov, Z. E. Meziani, and V. Novosad, "Superconducting nanowires as high-rate photon detectors in strong magnetic fields," *Nucl. Instrum. Methods Phys. Res., Sect. A* **959**, 163543 (2020).
- ¹⁵Y. Polyakov, S. Narayana, and V. K. Semenov, "Flux trapping in superconducting circuits," *IEEE Trans. Appl. Supercond.* **17**, 520–525 (2007).