# A PCI Express to PCIX Bridge Optimized for Performance and Area

by

Margaret J. Chong

Submitted to the Department of Electrical Engineering and Computer Science

in Partial Fulfillment of the Requirements for the Degrees of

Bachelor of Science in Electrical Engineering and Computer Science

and Master of Engineering in Electrical Engineering and Computer Science

at the Massachusetts Institute of Technology

March 17, 2004

Copyright 2003 Margaret J. Chong. All rights reserved.

The author hereby grants to M.I.T. permission to reproduce and distribute publicly paper and electronic copies of this thesis and to grant others the right to do so.

Author	
	Department of Electrical Engineering and Computer Science, May 2003
Certified by	
	Peter J. Jenkins, VI-A Company Thesis Supervisor
Certified by	
	Jeffrey LaFramboise, VI-A Company Thesis Supervisor
Certified by	
	Christopher J. Terman, M.I.T. Thesis Supervisor
Accepted by	
	Arthur C. Smith, Chairman, Department Committee on Graduate Theses

# A PCI Express to PCIX Bridge Optimized for Performance and Area

by Margaret Chong

Submitted to the Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science

March 18, 2004

In Partial Fulfillment of the Requirements for the Degree of Bachelor of Science in Computer Science and Electrical Engineering and Master of Engineering in Electrical Engineering and Computer Science

### ABSTRACT

This thesis project involves the architecture, implementation, and verification of a high bandwidth, low cost ASIC digital logic core that is compliant with the PCI Express to PCIX Bridge Specification. The core supports PCI Express and PCIX transactions, x16 PCI Express link widths, 32 and 64-bit PCIX link widths, all PCI Express and PCIX packet sizes, transaction ordering and queuing, relaxed ordering, flow control, and buffer management. Performance and area are optimized at the architectural and logic levels. The core is approximately 27K gate count, runs at a maximum of 250 MHz, and is synthesized to a current standard technology. This thesis explores PCI Express, PCIX, and PCI technologies, architectural design, development of Verilog and Vera models, thorough module-level verification, the development of a PCI Express/PCIX system verification environment, synthesis, static timing analysis, and performance and area evaluations. The work has been completed in IBM Microelectronics in Burlington, Vermont as part of the MIT VI-A Program.

VI-A Company Thesis Supervisors: Peter Jenkins and Jeffrey LaFramboise MIT Thesis Supervisor: Christopher Terman

# Acknowledgements

This project would not have been possible without the guidance of my mentor Peter Jenkins, whose knowledge of hardware design, and IBM methodology and tools is unparalleled within IBM ASICs.

To my friend and advisor Jeff Laframboise, thank you for your sense of humor and zest for teaching. When I leave Vermont, I will miss you most of all.

There are so many people I would like to thank for making this thesis a success, but unfortunately I am running out of ways to word them. Thank you to Ben Drerup – an IBM expert on I/O bus protocols and a really great guy! Thank you to my manager Dave Sobczak for trusting me to a challenging project and giving me the opportunity to establish myself in the world of hardware design. Thank you to my thesis advisor Chris Terman for inspiring me to pursue architecture and circuit design when I was a sophomore taking 6.004. Also, many thanks go to verification gurus Frank Kampf and Bruce Ditmyer, my Vermont Dad Bob Fiorenza, and all the other individuals at IBM who have supported me during my time spent in Burlington.

Finally, I would like to thank Joseph Wong for his understanding and support throughout all five years at MIT. Your silly and sometimes very odd sense of humor never fails to lift my spirits, and your positive outlook on life is something we should all aspire to.

# **Table of Contents**

1.	Intro	pduction7									
2.	Back	Background									
	2.1	PCI									
	2.2	PCIX									
	2.3	PCI Express									
3.	Proje	ect Requirements									
	3.1	IBM Soft Core Requirements									
	3.2	PCI Express Bridge Requirements									
	3.3	PCI Express to PCIX Bridge Features									
4.	Arch	itecture and Implementation 20									
	4.1	High Level Overview									
	4.2	PCIEXRX - PCI Express TLP Receiver									
	4.3	BUF - Buffers									
	4.4	ARB - Arbiter									
	4.5	MWRITE - Master Write									
	4.6	MREAD - Master Read									
	4.7	DECODER – PCIX External Decoder									
	4.8	SWRITE - Slave Write									
	4.9	SREAD - Slave Read									
	4.10	SDWORD – Slave Dword									
	4.11	PCIEXTX - PCI Express TLP Transmitter									
5.	Verif	<b>ication</b>									
	5.1	Verification Basics									
	5.2	Module Tests									
	5.3	Bridge Architecture Tests									
	5.4	System Level Verification									
6.	Synt	<b>hesis</b>									
	6.1	Specifications									
	6.2	Tools									
	6.3	Techniques to Avoid Synthesis Headaches									
7.	Stati	<b>c Timing Analysis</b>									
	7.1	Background									
	7.2	Assertions									
	7.3	Modifications									
8.	Perfo	ormance									
9.	Futu	re Work									
	9.1	Functionality									
	9.2	Optimizations									
10.	Refe	rences									

# List of Figures and Tables

Figure 2.1.1	A Typical PCI/PCIX System	8
Figure 2.1.2	PCI Correspondence Example	10
Figure 2.2	PCIX Correspondence Example	12
Figure 2.3.1	PCI Express Link	13
Figure 2.3.2	Typical PCI Express System	14
Table 2.3	A Comparison of PCI Express and PCIX	14
Figure 3.3	PCI Express and PCIX Transactions	18
Figure 4.1	High Level Overview of Bridge Architecture	20
Table 4.1	Description of Bridge Architecture	21
Figure 4.2	PCIEXRX Timing Diagram	25
Figure 4.2.1.1	PCI Express Headers	26
Table 4.2.1.1.1	PCI Express Headers	27
Table 4.2.1.1.2	PCI Express Transaction Type	28
Figure 4.2.1.1.1	PCIX Header	28
Table 4.2.1.1.1	PCIX Header	28
Table 4.2.1.1.2	Translating Commands from PCI Express to PCIX	29
Figure 4.2.1.1.2	PCIX Attribute	30
Figure 4.2.1.1.3	PCIX ADDR field for Split Completions	31
Table 4.2.3	PCIEXRX Selection of Buffers	32
Figure 4.3	BUF Architecture	34
Figure 4.3.1	Header Buffer Implementation	35
Figure 4.3.2	Data Buffer Implementation	36
Figure 4.3.3.1	BUFFERSTATUS Implementation	37
Table 4.3.3	Posted Buffer Status Signals	37
Figure 4.3.3.2	Handshake Implementation	38
Figure 4.3.3.3	Handshake Timing Diagram	38
Figure 4.3.3.4	Cycle Handshake Implementation	39
Table 4.4	PCI Express, PCI, and PCIX Ordering Rules	40
Table 4.4.1	Simplified PCI Express, PCI, PCIX Ordering Rules	42
Figure 4.4.2	ARB Timing Diagram	43
Figure 4.5	MWRITE Timing Diagram	44
Figure 4.6	MREAD Timing Diagram	47
Figure 4.7	DECODER Timing Diagram	49
Figure 4.8	SWRITE Timing Diagram	51
Table 4.8.3	Hard-wired PCI Express Fields in Upstream Translation	53
Figure 4.9	SREAD Timing Diagram	54
Figure 4.10	SDWORD Timing Diagram	56
Figure 4.11	PCIEXTX Timing Diagram	59
Figure 4.11.2	Data Format for a 3DW PCI Express Header	60
Figure 5	Verification Development Timeline	62
Table 5.2	Module-level Tests	65
Table 5.3	Bridge Architecture Tests	68

Figure 5.4	The Complete System Level Verification Environment	. 69
Figure 5.4.1	Stage One	70
Figure 5.4.2	Stage Two	. 71
Figure 5.4.3	Stage Three	. 72
Figure 5.4.4	Stage Four	73
Table 5.4.5	System Level Tests	74
Figure 6.2.1	Architecture Represented by the RTL	76
Figure 6.2.2	Synthesis Result	. 76
Table 8	Performance and Area Measurements of the Bridge	85
Table 9.1.1	Assumptions Made to Simplify the Bridge	. 85

# **1** Introduction

The conventional PCI technology bandwidth of 133 MBps has become a performance bottleneck due to significant improvements in processors and host systems. Multiple bus technologies have emerged to alleviate this bottleneck, including PCIX and PCI Express.

The PCIX parallel bus architecture was developed to increase the maximum theoretical bandwidth of up to 1 GBps by increasing timing constraints to support clock speeds of up to 133 MHz (from 66 MHz max freq for PCI). The concept of a Split transaction was also added to bring the realized performance closer to the theoretical BW.

The PCI Express protocol has also been developed as the next generation after PCIX, further increasing the maximum theoretical bandwidth to 8 GBps for a x16 (16 byte) link. Unlike the PCI and PCIX multi-drop bus architectures, PCI Express is a serial point-to-point interconnect. An advantage of PCI Express is that it has more bandwidth per pin, which results in lower cost and higher peak bandwidth.

Both PCI Express and PCIX are being widely adopted in industry, therefore it is desirable to bridge between the two protocols and allow both to coexist in the same system. This thesis outlines the development of a PCI Express to PCIX Bridge ASIC digital logic core optimized for performance and area.

# 2 Background

# 2.1 PCI

### 2.1.1 Overview of a Typical PCI System

Figure 2.1.1 shows a typical PCI system consisting of a Processor, a North Bridge, a PCI bus, a South Bridge, and various other components. The North Bridge interfaces the Processor to the graphics (AGP) bus, system memory, and the PCI bus. The PCI bus is also connected to the South Bridge and various high performance IO devices such as an Ethernet card. The South Bridge interfaces the PCI Bus to the ISA bus that connects to lower performance IO devices.



Figure 2.1.1 – A Typical PCI/PCIX System<sup>1</sup>

<sup>&</sup>lt;sup>1</sup> Source: <u>PCI Express System Architecture</u>, Mindshare, Inc.

PCI supports twelve commands that allow the processor and various devices to communicate. Transactions include variations of memory, IO, and configuration reads and writes. Since PCI is a multi-drop bus (meaning that many devices might be connected to the bus at a time), all devices must win ownership of the bus from the North Bridge Arbiter before initiating a transaction.

### 2.1.2 PCI Correspondence Example

This section explores what happens when the processor issues an IO read to the Ethernet device. First, the processor issues an IO read cycle to the North Bridge. As illustrated in Figure 2.1.2, the North Bridge will then arbitrate to get control of the bus, and then issue an IO read on the PCI bus. The Ethernet device will claim the transaction, and if the data is ready and available the Ethernet device will drive the requested IO data on the bus.

If the data is *not* ready, however, the Ethernet device might respond with a Retry, turning the IO read into a *Delayed Transaction* and forcing the North Bridge to retry the IO read a few cycles later. The North Bridge unfortunately does not know *when* to retry, so the system may encounter situations where the North Bridge takes up valuable bus time unsuccessfully retrying the IO read while other PCI devices need the bus.



Figure 2.1.2 – PCI Correspondence Example

## **2.2 PCIX**

PCIX builds on the PCI architecture by adding features to improve performance and bus efficiency. A significant difference between PCI and PCIX is that PCI Delayed transactions are replaced by PCIX Split transactions. In the PCI example discussed in Section 2.1.2, the North Bridge ties up the bus by repeatedly retrying the delayed IO read. If we take the same example from Section 2.1.2 but replace PCI with PCIX, as illustrated in Figure 2.2, the Ethernet device will memorize the transaction and signal a Split – telling the North Bridge not to retry the IO Read. When the data is ready, the Ethernet device will send the North Bridge a Split Completion containing the data. The addition of the PCIX Split Completion frees up the bus for other transactions, making PCIX more efficient than PCI.

PCIX utilizes clock speeds that range from 66 MHz to133 MHz, thus improving the data rate and performance over PCI. As the clock rate increases, it becomes more difficult to meet timing constraints with multiple devices connected to the bus. PCIX supports eight to ten devices at 66 MHz, and three to four devices at 133 MHz. For performance reasons, clock frequencies were increased to 266 or 533 MHz in PCIX 2.0 – Double Data Rate, sacrificing the multi-drop nature of the bus for a point-to-point connection that uses bridges to connect multiple devices. Unfortunately, PCIX bridges are not ideal for a point-to-point connection because of large pin count and area. Therefore a new bus technology emerged – PCI Express.



Figure 2.2 – PCIX Correspondence Example

## 2.3 PCI Express

PCI Express is a point-to-point link with a transmitter and receiver on both sides of the link. A PCI Express device can transmit and receive packets simultaneously. The link can be 1, 2, 4, 8, 12, 16, or 32 lanes wide in both directions with symmetric connections between the transmitting and receiving sides. PCI Express transactions include Memory, IO, and Configuration reads and writes, Completions, and various Message requests.



Figure 2.3.1 – PCI Express Link

A typical PCI Express system is shown in Figure 2.3.2. The bridge implemented in this thesis will operate in systems where the PCI Express link is upstream (closer to the CPU) as the primary interface, and the PCIX bus is downstream (farther away from the CPU) as the secondary interface. The root complex is the root of the PCI Express hierarchy. It allows connection of PCI Express devices, PCI Express Switches that route a PCI Express link to multiple PCI Express links, and PCI Express to PCI/PCIX Bridges.

A comparison of the two bus technologies used in this thesis, namely PCI Express and PCIX, is located in Table 2.3.



Figure 2.3.2 – Typical PCI Express System

	PCI Express (x16)	PCIX 133 MHz (64-bit bus)
Error Detection	Baseline and Advanced Error	SERR# - System Error
	Reporting Capability, Link Layer	PERR# - Parity Error
	LCRC, Transaction Layer ECRC,	
	Poison bit in TLP	
Encoding	8b/10b encoding	1 parity bit for every 32 data bits
	ECCC attached to packet	
Signaling Rate, Clock	2.5 GHz	133 MHz
Frequency	(x1, x2, x4, x8, x12, x16, x32)	32 bit and 64 bit lanes
# pins	64 pins (x16 64-bit bus)	90 pins (64-bit bus)
Peak Theoretical BW	8 GB/sec (x16 64-bit bus )	1 GB/sec
Performance Per Pin	125 MB/sec	11 MB/sec
Average Bandwidth	$\sim$ 40-60% peak theoretical	$\sim$ 50-70% peak theoretical
	3.2 – 4.8 GB/sec	0.5 - 0.7  GB/sec
Arbitration Mechanism	Virtual Channels Arbitration, Port	Must arbitrate for sole use of the bus
	Arbitration, Quality of Service	
Max. Physical Length	$\sim 10$ yards	~ 1 foot
Transaction	Non-posted – acknowledgement	Master and target assert ready signals,
Acknowledgements	Posted – no acknowledgement	then transmit entire transaction
and Flow Control	Flow Control for non-posted, posted,	
	and completion transactions	No Flow Control
Block Transactions	Present	Present
Split Transactions	Present	Present
Protocol for snoopy	No Snoop bit can eliminate snooping	No Snoop bit can eliminate snooping
caches	and improve performance during	and improve performance during
	accesses to non-cacheable memory,	accesses to non-cacheable memory,
	Relaxed Ordering enable bit	Relaxed Ordering enable bit

Table 2.3 - A Comparison of PCI Express and  $PCIX^{[9], [16]}$ 

# **3** Project Requirements

## 3.1 IBM Soft Core Requirements

The design of the PCI Express to PCIX Bridge had to meet all IBM Methodology requirements for Soft Cores. All RTL code must be synthesize-able by standard EDA tools in order to be mapped to elements in the IBM ASIC Library. The elements in the standard libraries are static CMOS, which constrained this thesis from exploring various other technologies that cater to high performance such as Domino Logic.

Methodology requirements also constrained the physical aspects of the core to use the vendor's standard values, including wire load models, capacitance values, maximum and minimum delay between latches, maximum and minimum delay between the PCI Express Bridge to vendor ASIC PCI Express and PCIX cores, and the technology standard voltage and temperature ranges. Please see *Section 7 – Static Timing Analysis* for more detail.

## 3.2 PCI Express Bridge Requirements

The following contains the highlights of relevant key requirements compiled from Section 1.3.1 of the *PCI Express Bridge Specification*. Please see *Section 9.1 Future Work: Functionality* for a list of PCI Express to PCIX Bridge capabilities that should be explored in the future.

#### 3.2.1 Supported Requirements

- The bridge includes one PCI Express primary interface and one or more PCIX secondary interfaces
- The bridge is compliant with the electrical specifications described in PCI Express
   Base 1.0a and PCIX 1.0a for its respective interfaces.
- □ Memory mapped I/O address space for transaction forwarding
- 64-bit addressing on both primary and secondary interfaces. The bridge must prevent address aliasing by fully decoding the address fields.
- □ The bridge must complete all DWORD and burst memory read transactions that originate from the secondary interface as Split Transactions if the transaction crosses the bridge and the originating interface is in a PCIX mode.
- Transactions that originate from PCI Express and address locations internal to the bridge have the same requirements as described for PCI Express Endpoints.

- PCI Express to PCI/PCIX bridges must not propagate exclusive accesses from the secondary interface to the primary and are never allowed to initiate an exclusive access of their own
- □ The PCI Express interface must comply with the definition of the flow control mechanism described in PCI Express Base 1.0a.

### **3.2.1 Unsupported Requirements**

Configuration requirements from Section 1.3.1 of the *PCI Express Bridge Specification* are not supported because a Bridge configuration space is not included in this thesis.

- The bridge includes configuration registers accessible through the PCI-compatible configuration mechanism.
- As with PCI bridges and PCIX bridges, PCI Express to PCI/PCIX bridges us a Type 01h Configuration Space header.

## 3.3 PCI Express to PCIX Bridge Features

The PCI Express to PCIX Bridge supports the following PCI Express and PCIX transactions in both upstream and downstream directions: Memory Writes, Memory Reads, I/O Writes, I/O Reads, Type 1 Configuration Writes, Type 1 Configuration Reads, Completions with Data, Completions without Data, and Split Transactions.



Figure 3.3 – PCI Express and PCIX Transactions

- The PCI Express to PCIX Bridge is compliant with the following specifications: PCI
   Express to PCI/PCI-X Bridge 1.0, PCI Express Base 1.0a, PCI-X 1.0a, PCI 2.3.
- □ Supports x16 link widths providing 2.5 Gbps data rate per lane per direction
- □ Supports the following Transaction Layer Packet (TLP) sizes:
  - Max payload size of 4KB or less for posted transactions and completions
  - Max read request size of 4KB or less for non-posted requests

- □ Supports Virtual Channel 0 (VC0)
- □ Supports PCI Express Transaction Layer functions including:
  - o Transaction Layer Packet Interface transmit and receive
  - Transaction ordering and queuing
  - o PCIX and PCI Express relaxed ordering model
  - o PCI Express Flow Control and Buffer Management
- Provides internal buffering for up to three outstanding downstream transactions: one non-posted transaction, one posted transaction, and one completion
- Provides internal buffering for up to three outstanding upstream transactions: one non-posted transaction, one posted transaction, and one completion
- □ Supports one PCI Express primary interface and one PCIX secondary interface
- □ Memory mapped I/O address space for transaction forwarding
- 64-bit addressing on both primary and secondary interfaces

# **4** Architecture and Implementation

## 4.1 High Level Overview



Figure 4.1 – High Level Overview of Bridge Architecture

	Module	Description
	PCIEXRX	Receive PCI Express Transaction Layer Packets
		(1) Receive PCI Express Header and Data from PCI Express Transaction
		Layer Packet Interface
¥		(2) Translate PCI Express Header into PCIX Control Signals
B		(3) Store PCIX control signals and data in a downstream buffer
Ā		(4) Initialize and update Flow Control Credits
2	BUF	Downstream Buffers include:
SS	(DOWNBUF)	Three header buffers of equal size (128 bits)
pre		Three data buffers:
X		One 4KB data buffer for posted data
H		One 4KB data buffer for completions
A		One 1DW (4byte) buffer for non-posted data
	ARB	(1) Decide which transaction to send next according to ordering rules
am	(DOWNARB)	(2) Select type (P-posted, CPL-completion, NP-nonposted) to transmit
ě.	MASTER	Master a PCIX write
lst	(MWRITE)	(1) Initiate a PCIX Write
N N		(2) Push data straight from DOWNBUF to PCIX Interface
å		(3) Indicate if transaction was successful or needs to be retried
	MASTER	Master a PCIX read
	(MREAD)	(1) Initiate a PCIX Read
		(2) Assume that the PCIX target will always split the transaction
	DECODED	(3) Indicate if transaction was successful or needs to be retried
	DECODER	When the Bridge receives a PCIX transaction:
		<ol> <li>Determine if the Bridge should claim the transaction</li> <li>Determine which part should handle the transaction (WE/DE/CD)</li> </ol>
		(2) Determine which port should handle the transaction. (WF/RF/SP)
		(1) Descrive a DCIX write from the DCIX Interface
	(SWRITE)	(1) Receive a PCIX while from the PCIX interface (2) Translate PCIX control signals into a PCI Express Header
		(2) Store PCI Express Header and Data in an unstream huffer
S S		Deceive PCIX reads from the PCIX PE interface
b		(1) Receive a PCIX read from PCIX Interface
Ш.	(SILAD)	(2) Translate PCIX control signals into a PCI Express Header
5		(2) Split the transaction
<b>P</b>		(4) Store PCI Express Header and Data in an upstream buffer
Ĕ	SLAVE	Receive PCIX DWORD transactions from the PCIX SP interface
A A	(SDWORD)	(1) Receive a PCIX read or write from PCIX Interface
Ă		(2) Translate PCIX control signals into a PCI Express Header
		(3) If the transaction is non-posted, then split the transaction
an		(4) Store PCI Express Header and Data in an upstream buffer
e	BUF	Identical to BUF (DOWNBUF) described above
bst	(UPBUF)	
5	ARB	Identical to ARB (DOWNARB) described above
	(UPARB)	
	PCIEXTX	Transmit PCI Express Transaction Layer Packets
		(1) Obtain an arbitration grant from the PCI Express Transaction Layer
		Packet Interface
		(2) Transmit the PCI Express Header and Data
		(3) Indicate when a transaction has submitted successfully

## Table 4.1 - Description of the Bridge Architecture

#### 4.1.1 Downstream Transaction

The following steps illustrate what happens when the Bridge handles a downstream transaction, traveling from PCI Express to PCIX.

- Transaction Layer Packet Interface sends the Bridge a PCI Express Transaction Layer Packet containing a PCI Express Header (all transactions), and a data payload (writes and completions)
- 2) PCIEXRX translates the Transaction Layer Packet header into PCIX control signals
- 3) PCIEXRX sends the PCIX control signals and data to DOWNBUF, where the transaction is stored in the appropriate downstream buffer. Memory writes are stored in the posted buffer. Completions are stored in the completion buffer. IO reads and writes, Configuration reads and writes, and Memory reads are stored in the nonposted buffer.
- DOWNBUF tells DOWNARB that there is a pending transaction and indicates if it is a posted transaction, a non-posted transaction, or a completion.
- 5) When the PCIX side is idle, DOWNARB tells DOWNBUF to transmit the transaction
- 6) DOWNBUF sends the PCIX control signals and data to the MASTER
- 7) If the transaction is a Completion or a Memory/IO/Configuration write, then MWRITE will initiate a PCIX write on the WS interface. If the transaction is a Memory/IO/Configuration read, then MREAD will initiate a PCIX read on the RS interface.
- 8) WS/RS ends the transaction

 MWRITE/MREAD tells DOWNARB and DOWNBUF that the transaction has completed

11a) If the transaction was successful, DOWNBUF frees the buffer and PCIEXRX updates the flow control credits

11b) If the transaction was unsuccessful, the buffer is not freed. Go to Step 5.

#### 4.1.2 Upstream Transaction

The following steps illustrate what happens when the Bridge handles an upstream transaction, traveling from PCIX to PCI Express.

- 1) ED port asks DECODER whether or not it should claim the PCIX transaction
- DECODER instructs the ED to claim the transaction on either the WF, the RF, or the SP port
- 3) WF/RF/SP sends the PCIX transaction to the SLAVE. Memory writes and Completions are handled by the SWRITE module. Memory reads are handled by the SREAD module. IO reads and writes are handled by the SDWORD module.
- 4) SWRITE/SREAD/SDWORD translates the PCIX transaction into a PCI Express Transaction Layer Packet and sends it to UPBUF where it is stored in the appropriate buffer. Memory writes are stored in the posted buffer. Completions are stored in the completion buffer. IO reads and writes and Memory reads are stored in the nonposted buffer.

- 5) UPBUF tells UPARB that there is a pending transaction and indicates if it is a posted transaction, a non-posted transaction, or a completion
- 6) When the PCI Express side is idle, UPARB tells UPBUF to transmit the transaction
- 7) UPBUF starts to send the PCI Express Header to PCIEXTX
- 8) PCIEXTX obtains a grant from the ARB port
- 9) PCIEXTX transmits the PCI Express Transaction Layer Packet on the TX port
- 10) PCIEXTX tells UPARB and UPBUF that the transaction has completed
- 11) UPBUF tells SLAVE that the buffer has been freed

## 4.2 PCIEXRX

The PCIEXRX module receives PCI Express Transaction Layer Packets, translates the Transaction Layer Packet header into PCIX control signals, and sends the PCIX control signals and data payload to the DOWNBUF module. PCIEXRX also initiates flow control credits after a system reset and updates flow control credits whenever a buffer is freed.

The timing diagram located in Figure 4.2 illustrates the behavior of PCIEXRX interfaces when receiving a PCI Express posted transaction with a 4DW data payload.

![](_page_24_Figure_3.jpeg)

Figure 4.2 – PCIEXRX Timing Diagram

### 4.2.1 Header

When TL\_PCIEXRX\_HEADER\_PUT is high, PCIEXRX will (1) translate the PCI Express header into a PCIX header containing PCIX control signals, and (2) write that PCIX header to a buffer by asserting PCIEXRX\_DOWNBUF\_HEADER\_PUT.

### 4.2.1.1 PCI Express Header

As illustrated in Figure 4.2.1.1, there are four general categories of PCI Express Transaction Layer Packet Headers: 4DW Memory, 3DW Memory and IO Headers, Type 1 Configuration Headers, and Completion Headers. The Header fields are explained in Table 4.2.1.1.1.

7   6   5   4   3   2   1   0       7   6   5   4   3   2   1   0       7   6   5   4   3   2   1   0       7   6   5   4   3   2   1   0       7   6   5   4   3   2   1   0       8   1   1   0       8   1   1   0       9   1	M	Memory (64 bit Address)													
R       Fmt       Type       R       TC       R       TD EP        Attr       R       Length       Byte 0       Byte 3         R       Fmt       Type       R       TC       R       TD EP        Attr       R       Length       Byte 4       Byte 11         Address[31:0]       Address[31:0]       To       First DW BE       First DW BE       Byte 4       Byte 3       Byte 4       Byte 12       Byte 3         Memory (32 bit Address)       IO       To       First DW BE       First DW BE       Byte 4       Byte 12       Byte 12       Byte 3         Memory (32 bit Address)       TO       To       First DW BE       First DW BE       Byte 4       Byte 7         Byte 10       To       First DW BE       To       Tag       Langth       Byte 4       Byte 7         Byte 3       Requester ID       Tag       Last DW BE       First DW BE       Byte 4       Byte 7         Bus No.       Device No.       Function No.       R       Ext Reg No.       Register No.       R       Byte 4       Byte 7         Byte 4       Ste 11       To	7		1412121410	7		12121110	7		E   4		1110	7 1	6   5   4   2   2   1   1		
R         Fmt         Type         R         TC         R         TD         Tag         Length         Byte 0         Byte 3           Requester ID         Address[63:32]         Address[63:32]         Byte 4         Byte 7         Byte 8         Byte 11           Memory (32 bit Address)         Address[31:0]         Byte 1         Byte 1         Byte 1         Byte 12         Byte 15           Memory (32 bit Address)         IO         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4	'	1015	4 3 2 1 0		0 3 4	3   2   1   0		0	5   4	3   2	0	1	0 5 4 5 2 1 0	.l	
Requester ID         Tag         Last DW BE         First DW BE         Byte 4         Byte 7           Address[63:32]         Address[63:32]         Byte 4         Byte 11           Address[31:0]         Byte 4         Byte 11           Byte 2         Byte 11           Byte 4         Byte 15           Memory (32 bit Address)         IO           7         16         5           R         Fmt         Type           R         TC         R           Address[31:0]         Tag         Length           Byte 4         Byte 3           Byte 8         Byte 11           Configuration         T           7         16         5         4           Requester ID         Tag         Last DW BE           Byte 9         Byte 3           Byte 8         Byte 3           Byte 8         Byte 7           Byte 8         Byte 3           Byte 9         Byte 3           Byte 4	R	Fmt	Туре	R	TC	R	TD	EP	Attr	R			Length	Byte 0	Byte 3
Address[63:32]       Byte 8       Byte 11         Address[31:0]       Byte 11         Byte 12       Byte 12         Byte 12       Byte 11         Byte 12       Byte 12         Byte 12       Byte 13         Byte 12       Byte 14         Byte 12       Byte 15         Byte 12       Byte 14         Byte 12       Byte 15         Byte 13       Completer ID         Configuration       T         7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1 <td></td> <td></td> <td>Reque</td> <td>ster</td> <td>ID</td> <td></td> <td></td> <td></td> <td>Ta</td> <td>ag</td> <td></td> <td>Last</td> <td>DW BE First DW BE</td> <td>Byte 4</td> <td> Byte 7</td>			Reque	ster	ID				Ta	ag		Last	DW BE First DW BE	Byte 4	Byte 7
Address[31:0]       Byte 12 Byte 15         Memory (32 bit Address)         IO       7   6   5   4   3   2   1   0       7   6   5   4   3   2   1   0       7   6   5   4   3   2   1   0       T   6   5   4   3   2   1   0       Price 12 Byte 15         IO       Requester ID       T ID EP Attr       R       Length       Byte 0 Byte 3         Requester ID       T ID EP Attr       R       Length       Byte 8 Byte 11         Configuration         7   6   5   4   3   2   1   0       7   6   5   4   3   2   1   0       7   6   5   4   3   2   1   0       7   6   5   4   3   2   1   0       8yte 3       Byte 4       Byte 7         R Fmt       Type       R       TC       R       TD EP Attr       R       Length       Byte 4       Byte 7         Bus No.       Device No.       Function No.       R       Ext Reg No.       Register No.       R       Byte 8       Byte 7         Bus No.       Device No.       Function No.       R       Ext Reg No.       Register No.       R       Byte 4       Byte 7         Bus No.       Device No.       Function No.       R </td <td></td> <td></td> <td></td> <td></td> <td></td> <td>Address</td> <td>s[63:</td> <td>32]</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Byte 8</td> <td> Byte 11</td>						Address	s[63:	32]						Byte 8	Byte 11
Memory (32 bit Address)         IO         7   6   5   4   3   2   1   0       7   6   5   4   3   2   1   0       7   6   5   4   3   2   1   0       7   6   5   4   3   2   1   0       8 byte 0       Byte 3         R       Fmt       Type       R       TC       R       TD EP       Attr       R       Length       Byte 0       Byte 3         Byte 4       Byte 3       Byte 4       Byte 7       Byte 8       Byte 7         Configuration       7   6   5   4   3   2   1   0       7   6   5   4   3   2   1   0       7   6   5   4   3   2   1   0       7   6   5   4   3   2   1   0         R       Fmt       Type       R       TC       R       TD EP       Attr       R       Length       Byte 0       Byte 3         Byte 8       Device No.       Function No.       R       Ext Reg No.       Register No.       R       Byte 4       Byte 7         Bus No.       Device No.       Function No.       R       Ext Reg No.       Register No.       R       Byte 4       Byte 3         Byte 8       Device No.       Function No.       R       Ext Reg No.       Register No.       R       Byte 4       Byte 3         Byte 8       Device No.       Function No.<						Addres	s[31	:0]						Byte 12	Byte 15
7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1	M I IC	emory )	(32 bit Address)	1			1					I		1	
R       Fmt       Type       R       TC       R       TD <ep< th="">       Attr       R       Length       Byte 0       Byte 3         Requester ID       Tag       Last DW BE       First DW BE       Byte 4       Byte 7         Byte 3       Address[31:0]       Address[31:0]       Byte 4       Byte 7         Configuration       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4</ep<>	7	6   5	4   3   2   1   0	7	6   5   4	3 2 1 0	7	6	5   4	3 2	1   0	7	6   5   4   3   2   1   0		
Configuration         Tag         Last DW BE         First DW BE         Byte 4         Byte 7           R [Fmt]         Type         R         TC         R         TD         7   6   5   4   3   2   1   0         7   6   5   4   3   2   1   0         7   6   5   4   3   2   1   0         7   6   5   4   3   2   1   0         7   6   5   4   3   2   1   0         7   6   5   4   3   2   1   0         7   6   5   4   3   2   1   0         7   6   5   4   3   2   1   0         7   6   5   4   3   2   1   0         7   6   5   4   3   2   1   0         7   6   5   4   3   2   1   0         7   6   5   4   3   2   1   0         8yte 4         Byte 3           Requester ID         Tag         Last DW BE         First DW BE         Byte 4         Byte 7           Bus No.         Device No.         Function No.         R         Ext Reg No.         Register No.         R         Byte 8         Byte 11           Completion         7   6   5   4   3   2   1   0         7   6   5   4   3   2   1   0         7   6   5   4   3   2   1   0         7   6   5   4   3   2   1   0         Requester ID         Image: Byte 4         Byte 3           R         Fmt         Type         R         TC         R         TD EP         Attr<	R	Fmt	Туре	R	TC	R	TD	EΡ	Attr	R			Length	Byte 0	Byte 3
Address[31:0]       Byte 8       Byte 8       Byte 8       Syte 11         Configuration       Tag       Last DW BE       First DW BE       Byte 0       Syte 3         Completion       Tag       Last DW BE       First DW BE       Byte 8       Syte 8       <th colspa="</td> <td></td> <td></td> <td>Reque</td> <td>ster</td> <td>ID</td> <td></td> <td></td> <td></td> <td>Ta</td> <td>ig</td> <td></td> <td>Last</td> <td>DW BE First DW BE</td> <td>Byte 4</td> <td> Byte 7</td>			Reque	ster	ID				Ta	ig		Last	DW BE First DW BE	Byte 4	Byte 7
Configuration         Byte 0         Byte 3           7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2			·			Addres	s[31	:0]		· ·				Byte 8	Byte 11
7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1	<b>C</b>	onfigu	ration	1			1					1		1	
R       Type       R       TC       R       TD EP       Attr       R       Length       Byte 0       Byte 3         Requester ID       Tag       Last DW BE       First DW BE       Byte 4       Byte 7         Bus No.       Device No.       Function No.       R       Ext Reg No.       Register No.       R         7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4 <td< td=""><td>7</td><td>  6   5</td><td>  4   3   2   1   0</td><td>7</td><td>  6   5   4</td><td>3 2 1 0</td><td>7</td><td>  6  </td><td>5   4</td><td> 3 2</td><td>  1   0</td><td>7  </td><td>6   5   4   3   2   1   0</td><td></td><td></td></td<>	7	6   5	4   3   2   1   0	7	6   5   4	3 2 1 0	7	6	5   4	3 2	1   0	7	6   5   4   3   2   1   0		
Completion       Tag       Last DW BE       First DW BE       Byte 4       Byte 7         Mathematical Stress No.       Device No.       Function No.       R       Ext Reg No.       Register No.       R         Byte 4       Byte 7       Byte 4       Byte 7       Byte 4       Byte 7         Completion       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2 <t< td=""><td>R</td><td>Fmt</td><td>Туре</td><td>R</td><td>TC</td><td>R</td><td>TD</td><td>EP</td><td>Attr</td><td>R</td><td></td><td></td><td>Length</td><td>Byte 0</td><td>Byte 3</td></t<>	R	Fmt	Туре	R	TC	R	TD	EP	Attr	R			Length	Byte 0	Byte 3
Bus No.         Device No.         Function No.         R         Ext Reg No.         Register No.         R         Byte 8          Byte 11           Completion         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         <			Reque	ster	ID				Ta	ig		Last	DW BE First DW BE	Byte 4	Byte 7
Completion         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         0         7         6         5         4         3         2         1         1         0         1         1         1         1         1         1         1         1			Bus No.	D	evice No.	Function No.		R Ext Reg No. Register No. R			Register No. R	Byte 8	Byte 11		
7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1       0       7       6       5       4       3       2       1	C	omplet	ion												
R     Fmt     Type     R     TC     R     TD EP     Attr     R     Length     Byte 0     Byte 3       Completer ID     Cpl Status     M     Byte Count     Byte 4     Byte 7       Requester ID     Tag     R     Lower Address     Byte 8     Byte 11	7	6 5	4 3 2 1 0	7	6 5 4	3 2 1 0	7	6	5   4	3 2	1   0	7	6   5   4   3   2   1   0		
Completer ID         Cpl Status         M         Byte Count         Byte 4         Byte 7           Requester ID         Tag         R         Lower Address         Byte 8         Byte 11	R	R Fmt Type R TC R			TD	EΡ	Attr	R			Length	Byte 0	Byte 3		
Requester ID Tag R Lower Address Byte 8 Byte 11	Completer ID					Cpl Status M Byte Count			e Count	Byte 4	Byte 7				
			Reque	ster	ID		Tag R Lower Address			Byte 8	Byte 11				

Figure 4.2.1.1 – PCI Express Headers

Header Field	# bits	Description
Address	32/64	32-bit or 64-bit Address
Attr <sup>2</sup>	2	Attribute[1:0] = {High bit = Relaxed Ordering, Low bit = No Snoop} Attribute[1] = 1, PCIX Relaxed Ordering Model Attribute[1] = 0, PCI Strongly Ordered Model
		Attribute[0] = 1, No snoop required (cache coherency not required) Attribute[0] = 0, Snoop required (cache coherency required)
Bus No.	8	Bus Number
Byte Count <sup>4</sup>	11	Byte Count
Completer ID	16	{Bus Number, Device Number, Function Number} of the Completer
Cpl Status <sup>°</sup>	3	Completion Status Code
		000b = Successful Completion
		001b = Unsupported Request
		010b = Configuration Request Retry Status
		100b = Completer Abort
Davias Na	4	Others = Reserved
	4	Device Number
EP Evet Deg No	1	Future Transaction Layer Packet data is poisoned and invalid
EXI. Reg. NO.	4	External Register Number
	4	First Dw Byte Enable
Fm	2	Formal
		000 = 3DW header, no data
		10b = 3DW header, no uala 10b = 3DW header, with data
		10b = 3DW header, with data
Eunction No	4	Function Number
Last DW BE	4	Last DW Byte Enable
Length	10	Transfer Length in DW
Longar	10	000000001b = 1 DW
		 111111111b = 1023 DW
		000000000b = 1024 DW
Lower Address	7	In memory read completions, the Lower Address field contains the
		byte address for the first enabled byte of data returned with the
		completion. The field is cleared for all other types of completions.
M <sup>4</sup>	1	Byte Count Modified – Set for the first completion in a multiple
		completion sequence when the Byte Count field has been modified
		and contains the count for this completion only, not the total
		remaining
R	N/A	Reserved
Register No.	6	Register Number
Requester ID	16	{Bus Number, Device Number, Function Number} of the Requester
Tag	8	Used by a requester to uniquely identify its outstanding transactions
	3	I rattic Class to indicate Quality of Service
	1	1 if there is a digest field included in the Transaction Layer Packet
Туре	5	When combined with Fmt, indicates the transaction type

Table 4.2.1.1.1 – PCI Express Headers

 <sup>&</sup>lt;sup>2</sup> This thesis assumes that the system is Strongly Ordered and Cache Coherent, Attr[1:0] = 0b
 <sup>3</sup> This thesis assumes that Completions are always successful
 <sup>4</sup> This thesis assumes that a Completion will contain all data, M=0b and Byte Count = 0b
 <sup>5</sup> This thesis assumes that Traffic Class is always a default 0b
 <sup>6</sup> This thesis assumes that there is no digest and TD = 0b

TLP	Fmt[1:0]	Type[4:0]	Description				
MRd	00	00000	Memory Read				
	01						
MWr	10	00000	Memory Write				
	11						
IORd	00	00010	IO Read				
IOWr	10	00010	IO Write				
CfgRd1	00	00101	Type 1 Configuration Read				
CfgWr1	10	00101	Type 1 Configuration Write				
CfgRd0	00	00100	Type 0 Configuration Read				
CfgWr0	10	00100	Type 0 Configuration Write				
Cpl	00	01010	Completion				
CpID	10	01010	Completion with Data				
Msg	01	10rrr	Message Request, No Data				
MsgD	11	10rrr	Message Request, With Data				
Table 4.2.4.4.2. DOI Frances Transportion Trans							

 Table 4.2.1.1.2 – PCI Express Transaction Type

### 4.2.1.1 PCIX Header

The PCIEXRX module translates a PCI Express Transaction Layer Packet Header into a PCIX Header pictured in Figure 4.2.1.1. There is no concept of a "Header" in the PCIX architecture. In this thesis, "PCIX Header," refers to a collection of PCIX control signals described in Table 4.2.1.1.

Read or Write	Burst or Dword	CMD	ATTRIBUTE	Split	LastBE	FirstBE	ADDR	
114	113	112 109	108 73	72	71 68	67 64	63	0

Figure 4.2.1.1.1 – PCIX Header

Field # of bits		Description
Read or Write	1	0 for a Read, 1 for a Write/Completion
Burst or Dword	1	0 for Burst, 1 for Dword
CMD	4	PCIX CMD field
ATTRIBUTE	36	PCIX Attribute field
Split	1	1 for a Completion only
LastBE	4	Byte Enable for the last DW of data
FirstBE	4	Byte Enable for the first DW of data
ADDR	64	Address

Table 4.2.1.1.1 – PCIX Header

The Read or Write field is determined by the PCI Express Transaction Layer Packet Header Fmt and Type fields – MRd, IORd, and CfgRd1 are classified as "Reads," while MWr, IOWr, CfgWr1, Cpl, and CplD are classified as "Writes."

The PCI Express Transaction Layer Packet Header Length field determines the Burst or Dword field. Dword transactions have a 1 DW Length, otherwise the transaction is classified as a Burst transaction (more than one DW).

The PCI Express Transaction Layer Packet Header Fmt and Type fields determine the CMD field. The translation is summarized in Table 4.2.1.1.2.

PCI Express Command	PCI Express	PCIX	PCIX Command
	Fmt, Type	CMD	
Memory Read Request	00 00000	0110	Memory Read DWORD
	01 00000		Memory Read Block
Memory Write Request	10 00000	0111	Memory Write
	11 00000		Memory Write Block
IO Read Request	00 00010	0010	IO Read
IO Write Request	10 00010	0011	IO Write
Completion	00 01010	1100	Split Completion
Completion with Data	10 01010	1100	Split Completion
Type 1 Configuration Read	00 00101	1010	Configuration Read
Type 1 Configuration Write	10 00101	1011	Configuration Write

Table 4.2.1.1.2 – Translating Commands from PCI Express to PCIX

As illustrated in Figure 4.2.1.1.2, the PCIX ATTRIBUTE field can be formatted in four different ways: Burst transaction, DWORD transaction, Configuration transaction, and Completion transaction. The Byte Enables are taken straight from the PCI Express First DW BE field. The No Snoop (NS) and Relaxed (RO) Ordering bits are taken from the PCI Express Attr field. The Tag field is mapped straight from the PCI Express Tag field.

The Requester Bus Number, Device Number, and Function Number are either mapped straight from the PCI Express Header or set to the appropriate values from the Bridge's Configuration space. The Upper and Lower Byte Counts are calculated by shifting the PCI Express Header Length field left by two bits and then altering the value depending on the first and last DW byte enables. The M field, Completer Bus Number, Device Number, and Function Numbers are mapped straight from the PCI Express Header.

	35 32 3	31	30	29	28 24	23 16	15 11	10 8	7 0
Configuration	Byte Enables	R	R	R	Tag	Requester Bus No.	Requester Device No.	Requester Function No.	Secondary Bus No.
	35 32 3	31	30	29	28 24	23 16	15 11	10 8	7 0
DWORD	Byte Enables	R	N S	R O	Tag	Requester Bus No.	Requester Device No.	Requester Function No.	Reserved
	35 32 3	1	30	29	28 24	23 16	15 11	.10 8	7 0
Burst	Upper Byte Count	R	N S	R O	Tag	Requester Bus No.	Requester Device No.	Requester Function No.	Lower Byte Count
	25 22 2		20		20 24	00 10	45 44	10 0	7
Completion	Upper N Byte Count	1	S C E	S C M	R	Completer Bus No.	Completer Device No.	Completer Function No.	Lower Byte Count

Figure 4.2.1.1.2 – PCIX Attribute

The Split field of the PCIX Header is set only if the PCI Express Transaction Layer Packet Header Fmt and Type fields indicate that the transaction is a Cpl or a CplD. This field differentiates a Split Completion from a PCIX Write.

The LastBE and FirstBE fields are the negative enabled version of the PCI Express Transaction Layer Packet Header Last DW BE and First DW BE fields respectively. The PCIX ADDR field contains a 64-bit version of the PCI Express Transaction Layer Packet Header Address field for Memory, IO, and Configuration transactions. However, the PCIX ADDR field takes on a different form for Split Completions, as pictured in Figure 4.2.1.1.3. All PCIX ADDR fields are mapped straight from the PCI Express Transaction Layer Packet Header: Relaxed Ordering bit (RO), Requester Bus Number, Requester Device Number, Requester Function Number, and the Lower Address.

![](_page_30_Picture_1.jpeg)

Figure 4.2.1.1.3 – PCIX ADDR field for Split Completions

### 4.2.2 Receiving the PCI Express Data Payload

When TL\_PCIEXRX\_PUT is high, PCIEXRX will map the data from TL\_PCIEXRX\_DATA to PCIEXRX\_DOWNBUF\_DATA and write the data to a buffer by asserting PCIEXRX\_DOWNBUF\_DATA\_PUT.

#### 4.2.3 Select the buffer for packet storage

In the PCI Express transaction being received in Figure 4.2, TL\_PCIEXRX\_VC\_TYPE indicates that it is a posted transaction, therefore PCIEXRX will write the translated PCIX control signals and data to the *posted* buffer by asserting PCIEXRX\_DOWNBUF\_POSTED until the Transaction Layer Packet Interface signifies the end of the Transaction Layer Packet by asserting TL\_PCIEXRX\_END for one cycle.

Handling completions and non-posted transactions is nearly identical to handling posted transactions.

TL_PCIEXRX_VC_TYPE[2:0]	Selected Buffer
001	Posted
010	Non-posted
100	Completion

Table 4.2.3 – PCIEXRX Selection of Buffer

### 4.2.4 Initialize and Update Flow Control Credits

PCI Express includes the concept of flow control to ensure that PCI Express Receivers will always have buffer space to store incoming transactions. Most of the flow control functionality is implemented in the Transaction Layer Packet Interface. The details concerning the flow control implementation of the Transaction Layer Packet Interface will not be presented in this thesis. The flow control logic in the PCIEXRX module performs two functions: (1) initialize the flow control credits after system reset, and (2) update the flow control credits every time a buffer is *freed*.

When the system has just been reset, the PCI Express Transaction Layer Packet Interface is initialized with the number of Header and Data flow control Credits that the Bridge can support for non-posted, posted, and completion packets. There is one flow control header credit value and one flow control data credit value for each transaction type – posted, non-posted, and completion. Since the Bridge only has one buffer for each type, all three flow control header credits are equal to one. The Bridge supports the maximum data payloads for each type – 1024 DW for posted and completion transactions, and 1 DW for

non-posted transactions. One data flow control credit is equivalent to 4 DW, or 16 Bytes. Since it is a performance advantage to advertise as many flow control credits as possible, the Bridge advertises infinite data flow control credits for posted, completion, and nonposted transactions

The PCI Express Transaction Layer Packet Interface indicates that the PCIEXRX module needs to initialize flow control credits by asserting TL\_AL\_NEED\_CREDITS\_VC0 for one cycle. The PCIEXRX module will immediately assert PCIEXRX\_TL\_\*\_CHANGED for one cycle with the appropriate flow control values on PCIEXRX\_TL\_\*\_CREDITS.

In addition to initializing the flow control credits, the PCIEXRX Flow Control logic must also update the flow control credits whenever buffer space is freed. In the example presented in the timing diagram in Figure 4.2, a downstream posted transaction has been PCIX side of successfully transmitted on the the Bridge. DOWNBUF\_PCIEXRX\_POSTED\_FREED is asserted for one cycle to indicate that a posted buffer has been freed, triggering PCIEXRX to update the posted PCI Express flow control credits by asserting PCIEXRX\_TL\_P0\_CHANGED for one cycle with on header flow control credit, and infinite data flow control credits on PCIEXRX\_TL\_P0\_CREDITS.

### 4.3 BUF

The BUF module provides the clock boundary between the PCI Express 250 MHz clock and the PCIX 133 MHz clock, as well as the interface between the Bridge logic and physical memory. Incorporating a buffer interface rather than forcing other modules to directly access physical memory allows for a simpler interface to the buffers and provides flexibility in the choice of memory. Adding new buffers, changing buffer sizes, or changing the implementation from an SRAM to a register file will not affect the BUF interface.

The BUF module pictured in Figure 4.3 contains three submodules: HEADERBUFFERS, DATABUFFERS, and BUFFERSTATUS. HEADERBUFFERS contains all three header buffers – one posted, one completion, and one non-posted. DATABUFFERS contains all three data buffers – one posted, one non-posted, and one completion. BUFFERSTATUS keeps track of which buffers are full and which are empty.

![](_page_33_Figure_2.jpeg)

Figure 4.3 – BUF Architecture

### **4.3.1 HEADERBUFFERS**

There are three identical header buffers, one for each type – posted, completion, and nonposted. All header buffers are 16 bytes wide and are implemented with latches because, in this particular case, a latch implementation is more efficient in size and speed when compared to an SRAM. Data is written into a header buffer synchronously and read asynchronously, as illustrated in Figure 4.3.1.

After a buffer is written to, it is guaranteed that the corresponding read enable (RE) will not assert until at least two cycles after the data is written and the write enable (WE) has fallen.

![](_page_34_Figure_2.jpeg)

Figure 4.3.1 – Header Buffer Implementation

### **4.3.2 DATABUFFERS**

As illustrated in Figure 4.3.2, there are three data buffers, one for each type – posted, completion, and non-posted. For simplicity, the size of the data buffers reflects the maximum data payload size for the corresponding transaction type. The posted data

buffer is 4 KB (256 rows that are 16 bytes wide), the completion data buffer is 4 KB (256 rows that are 16 bytes wide), and the non-posted data buffer is 4 bytes. The posted and completion data buffers are large and most efficiently implemented with two-port SRAMs. One port of the SRAM is used as the write port and writes the data on DATAIN to address WRITEADDR when the WE write enable is asserted on a WRITECLK clock edge. The other port of the SRAM is used as the read port and reads the data at address READADDR. The non-posted data buffer is 4 bytes so it is implemented with latches. The final DATAOUT will contain the data from whichever buffer is read-enabled.

![](_page_35_Figure_1.jpeg)

Figure 4.3.2 – Data Buffer Implementation

#### **4.3.3 BUFFERSTATUS**

The BUFFERSTATUS module indicates whether a buffer is (1) full and there is a transaction pending, or (2) has been freed and the buffer is empty with no transaction pending. There is one set of status signals for each of the three buffers. As displayed in
Figure 4.3.3.1, transactions flow from the ACLK clock domain to the BCLK clock domain. The buffer status signals pass through the clock boundary using a HANDSHAKE or a CYCLEHANDSHAKE module. Refer to Table 4.3.3 for a description of the posted buffer status signals, which are similar to the completion and non-posted buffer status signals.



Figure 4.3.3.1 – BUFFERSTATUS Implementation

Status Signal	Description
A_PSTORED, B_PSTORED	Asserted for one cycle after a posted transaction has been completely stored in the posted buffer
A_PFREED, B_PSENT	Asserted for one cycle after a posted transaction has been transmitted
A_PFULL	Asserted when the posted buffer is full
B_PPENDING	Asserted when there is a pending posted transaction

Table 4.3.3 – Posted Buffer Status Signals

The HANDSHAKE module illustrated in Figure 4.3.3.2 transfers data from the TX clock boundary to the RX clock boundary. When TXDATA is first asserted, DATA will stay asserted until the data has crossed the clock boundary, signified by RXDATA being high. Signals that cross the clock boundary are latched twice at the destination to exponentially reduce a chance of metastability. The timing of the signals in the Handshake Implementation can be found in Figure 4.3.3.3.



Figure 4.3.3.2 – Handshake Implementation



Figure 4.3.3.3 – Handshake Timing Diagram

The CYCLEHANDSHAKE module illustrated in Figure 4.3.3.4 transfers data from the TX clock boundary to the RX clock boundary and turns the data into a pulsed RXDATA that is asserted for one RXCLK cycle.



Figure 4.3.3.4 – Cycle Handshake Implementation

#### 4.3.4 BUF Control Logic

The BUF Control Logic takes in signals from the BUF interface and creates control signals for BUFFERSTATUS, HEADERBUFFERS, and DATABUFFERS. Implementing the control logic in the BUF module affords flexibility in that the BUF interface remains the same regardless of whether or not there are changes in the BUF module implementation. For example, in the future the Bridge might need more buffer space to be expanded to support more transactions.

The BUF control logic sets and updates the Write Address, Read Address, Write Enables, and Read Enables for HEADERBUFFERS and DATABUFFERS every time a new transaction and/or 16 bytes of data is written or read. The control logic also prefetches data from the SRAMs due to certain timing constraints when accessing the SRAMs.

## 4.4 ARB

The ARB Arbiter module tells the BUF module which transaction to transmit next according to the PCI / PCIX / PCI Express Ordering Rules presented in Table 4.4. The columns represent the first transaction received and the rows represent the second transaction received.

Row Pass Column?		Posted Request	Non-Posted Request		Completion	
		Memory Write or Message Request (Col 2)	Read Request (Col 3)	I/O or Configuration Write Request (Col 4)	Read Completion (Col 5)	I/O or Configuration Write Completion (Col 6)
Posted Request	Memory Write or Message Request (Row A)	a) No b) Y/N	Yes	Yes	a) Y/N b) Yes	a) Y/N b) Yes
ted	Read Request (Row B)	No	Y/N	Y/N	Y/N	Y/N
Non-Pos Reque	I/O or Configuration Write Request (Row C)	No	Y/N	Y/N	Y/N	Y/N
ion	Read Completion (Row D)	a) No b)Y/N	Yes	Yes	a) Y/N b) No	Y/N
Completi	VO or Configuration Write Completion (Row E)	Y/N	Yes	Yes	Y/N	Y/N

Table 4.4 – PCI Express, PCI, PCIX Ordering Rules

The table entries in Table 4.4 indicate whether or not the second transaction (row) should be able to pass the first transaction (column). A "Yes" entry means that the second transaction must be allowed to pass the first in order to avoid deadlock, a "No" means that the second transaction must never pass the first transaction in order to support the producer-consumer strong ordering model, and a "Y/N" indicates that it doesn't matter whether or not the second transaction passes the first. The following is an explanation of select entries from Table 4.4:

#### Row A, Column 2

- (a) A Memory Write or Message Request with the Relaxed Ordering Attribute bit clear must not pass any other Memory Write or Message Request
- (b) If the Relaxed Ordering Attribute bit is set there are no ordering requirements.

#### Row A, Columns 5 and 6

- (a) In the upstream direction, it does not matter whether or not Memory Writes and Message Requests can pass Completions.
- (b) In the downstream direction, Memory Writes and Message Requests must pass Completions to avoid deadlock.

#### Row D, Column 2

- (a) If the Relaxed Ordering Attribute bit is clear, a Read Completion cannot pass a Memory Write or Message Request.
- (b) If the Relaxed Ordering Attribute bit is set, a Read completion can pass a Memory Write or Message Request.

#### Row D, Column 5

- (a) Read Completions associated with different Read Requests have no ordering requirements.
- (b) Read Completions for one request (same Transaction ID) must return in address order.

#### 4.4.1 Ordering Rules

The original PCI / PCIX / PCI Express Ordering Rules table is pictured in Table 4.4. To reduce the design complexity of the Arbiter, the PCI Express and PCIX Ordering Rules have been simplified in this thesis. The simplified Ordering Rules are presented in Table 4.4.1 and show what is implemented in the PCI Express to PCIX Bridge.

Row Pass Column?	Posted	Completion	Non-Posted
Posted	No	Yes	Yes
Completion	No	No	Yes
Non-Posted	No	No	No

Table 4.4.1 – Simplified PCI Express, PCI, PCIX Ordering Rules

PCI Express Flow Control requires that the Bridge differentiate between posted transactions, completions, and non-posted transactions. If there are multiple pending downstream transactions, posted transactions will have the highest priority, followed by completions, and finally by non-posted requests.

Consider the following downstream path scenario: (1) PCI Express Completion C is received, (2) PCIX Master Write attempts to submit C but the target issues a retry. Simultaneously, PCI Express Posted Transaction P is received. (3) Now there are two pending transactions P and C. According to the Ordering Rules, P must pass C in order to prevent deadlock. Therefore, the Arbiter will assert P as the next transaction.

### 4.4.2 Functionality



Figure 4.4.2 – ARB Timing Diagram

In the example diagrammed in Figure 4.4.2, there are three pending transactions, indicated by the assertion of POSTED\_PENDING, COMPLETION\_PENDING, and NONPOSTED\_PENDING. The ARB modules signals the highest priority transaction, the posted transaction, should be transmitted next by asserting TRANSMIT\_POSTED until a successful transmission is indicated by the assertion of TRANSACTION\_COMPLETE.

## 4.5 MWRITE

The MWRITE module masters a write on PCIX by driving PCIX control signals to start a write, sending the data and data-get signals to/from the PCIX Interface and DOWNBUF module, and informing DOWNBUF and DOWNARB if the transaction was successful or needs to be retried. In Figure 4.5, MWRITE is mastering a burst write.



Figure 4.5 – MWRITE Timing Diagram

#### 4.5.1 Initiation of a PCIX Master Write

If DOWNBUF\_MASTER\_PUT is asserted and DOWNBUF\_MASTER\_READORWRITE indicates that the transaction is a write, MWRITE will initiate a PCIX write by asserting either MWRITE\_WS\_BURST\_START or MWRITE\_WS\_DWORD\_START based on the value of DOWNBUF\_MASTER\_BURSTORDWORD. In Figure 4.5, MWRITE is initiating a burst transaction. MWRITE\_WS\_BURST\_START is high and will remain high until the PCIX Write Server (WS) ends the transaction by asserting WS\_MWRITE\_ENDING\_SESSION.

MWRITE will also ensure that all PCIX control signals are valid while MWRITE\_WS\_BURST\_START or MWRITE\_WS\_DWORD\_START is asserted. If the transaction is a Split Completion, MWRITE will differentiate it from a write by asserting MWRITE\_WS\_BURST\_SPLIT with either MWRITE\_WS\_BURST\_START or MWRITE\_WS\_DWORD\_START.

#### 4.5.2 Transmit Data

In Figure 4.5, MWRITE\_WS\_DATA\_OUT will be valid while MWRITE\_WS\_BURST\_START or MWRITE\_WS\_DWORD\_START is asserted. MWRITE\_WS\_DATA\_OUT will initially contain the first Qword (8 bytes) of data. If WS\_MWRITE\_GET\_DATA\_PCIX is high on the rising edge of the PCLK133 clock, then MWRITE\_WS\_DATA\_OUT will immediately be updated to the next Qword and MWRITE\_WS\_DATA\_COUNT will be updated to reflect the number of Qwords left to transmit.

If MWRITE is mastering a burst transaction, it will also transmit the corresponding byte enables for the first and last four bytes. Byte enables for the intermediate Dwords inbetween will always be enabled. If MWRITE is mastering a Dword transaction, however, the byte enable will be embedded in the PCIX Attribute MWRITE\_WS\_ATTRIBUTE.

#### 4.5.3 End Transmission

The PCIX Write Server (WS) ends transmission by asserting WS\_MWRITE\_ENDING\_SESSION for one cycle, causing MWRITE to deassert MWRITE\_WS\_BURST\_START or MWRITE\_WS\_DWORD\_START. MWRITE will

45

immediately inform DOWNARB that the transaction has finished by asserting MWRITE\_DOWNARB\_SUCCESS or MWRITE\_DOWNARB\_RETRY for one cycle.

If WS\_MWRITE\_RETRY is asserted with WS\_MWRITE\_ENDING\_SESSION, MWRITE tells DOWNBUF that the transaction needs to be retried by asserting MWRITE\_DOWNBUF\_RETRY for one cycle. However, if WS\_MWRITE\_RETRY not asserted with WS\_MWRITE\_ENDING\_SESSION, MWRITE tells DOWNBUF that the transaction was successful by asserting MWRITE\_DOWNBUF\_SUCCESS for one cycle.

## 4.6 MREAD

The MREAD module initiates a PCIX read and informs the DOWNBUF and DOWNARB modules whether the transaction was successful or needs to be retried. MREAD assumes that it will never receive PCIX immediate read data because the PCIX target will always split the transaction. In Figure 4.6, MREAD is mastering a burst read.



Figure 4.6 – MREAD Timing Diagram

#### 4.6.1 Initiation of a PCIX Master Read

If DOWNBUF\_MASTER\_PUT is asserted and DOWNBUF\_MASTER\_READORWRITE indicates that the transaction is a read, MREAD will initiate a read by asserting either MREAD\_RS\_BURST\_START or MREAD\_RS\_DWORD\_START based on the value of DOWNBUF\_MASTER\_BURSTORDWORD. In Figure 4.6, MREAD is initiating a burst transaction, therefore MREAD\_RS\_BURST\_START will remain high until the PCIX Read Server (RS) ends the transaction by asserting RS\_MREAD\_ENDING\_SESSION. MREAD will ensure that the PCIX control signals are valid while MREAD\_RS\_BURST\_START or MREAD\_RS\_DWORD\_START is asserted.

#### 4.6.2 End Transmission

The PCIX Read Server ends the transaction by asserting RS\_MWRITE\_ENDING\_SESSION for one cycle, causing MREAD to deassert MREAD\_RS\_BURST\_START or MREAD\_RS\_DWORD\_START and tell DOWNARB that the transaction has finished by asserting MREAD\_DOWNARB\_DONE for one cycle.

If RS\_MREAD\_RETRY is asserted with RS\_MREAD\_ENDING\_SESSION, MREAD tells DOWNBUF that the transaction needs to be retried by asserting MREAD\_DOWNBUF\_RETRY for one cycle. However, if RS\_MREAD\_RETRY is not asserted with RS\_MREAD\_ENDING\_SESSION, MREAD tells DOWNBUF that the transaction was successful by asserting MREAD\_DOWNBUF\_SUCCESS for one cycle.

# 4.7 DECODER

Every time there is a new transaction on the PCIX bus, the DECODER module examines the CMD and ADDR to determine if the Bridge should claim the transaction, and which PCIX port should handle the transaction.



Figure 4.7 – Decoder Timing Diagram

#### 4.7.1 Hit or miss

ED\_DECODER\_FRAME\_LEDGE asserts for one cycle to indicate that the PCIX Interface has received a new PCIX transaction. The DECODER claims the transaction by asserting DECODER\_ED\_HIT if (1) PS\_ED\_CMD is an I/O transaction and ED\_DECODER\_ADDR is

outside of the IO address space designated by IOSTART and IOEND, or (2) ED\_DECODER\_CMD is a memory transaction and ED\_DECODER\_ADDR is outside of the Memory address space designated by MEMSTART and MEMEND. Configuration transactions are not considered because they do not travel upstream.

Registers in the Bridge's Configuration space usually define the I/O address space and Memory address space. Configuration space is not supported in this thesis, therefore the address windows for the I/O and Memory Address spaces are hard-wired with IOSTART, IOEND, MEMSTART, and MEMEND. IOSTART indicates the lower bound address of the Bridge's I/O address space whereas IOEND indicates the upper bound address. MEMSTART indicates the lower bound address of the Bridge's Memory address space whereas MEMEND indicates the upper bound address.

#### 4.7.2 Select Port and Transaction Type

The DECODER has three ports to choose from based on the value of ED\_DECODER\_CMD – the Slave Read (RF), the Slave Write (WF), and the Synchronous Port (SP). On a transaction hit, the DECODER will select a port by asserting DECODER\_ED\_WF\_SEL, DECODER\_ED\_RF\_SEL, or DECODER\_ED\_SP\_SEL.

Based on the value of ED\_DECODER\_CMD, the DECODER differentiates a memory from an I/O transaction, and a read from a write by asserting DECODER\_ED\_MEM\_CYC or DECODER\_ED\_IO\_CYC, and DECODER\_ED\_RD\_CYC or DECODER\_ED\_WR\_CYC. The Bridge splits all non-posted transactions by asserting DECODER\_ED\_WF\_PMRS\_SPLIT.

# 4.8 SWRITE

The SWRITE module receives and translates PCIX writes into a PCIX Express Transaction Layer Packet, and sends the Transaction Layer Packet to the UPBUF upstream buffers. In Figure 4.8, SWRITE receives a PCIX write with 8 DWs of data.



Figure 4.8 – SWRITE Timing Diagram

#### 4.8.1 Reception of a PCIX transaction

Figure 4.8 displays the reception of a pending posted transaction, indicated by the assertion of WF\_SWRITE\_TRANS\_PENDING. Since UPBUF\_SLAVE\_POSTED\_FREE is high to indicate that the posted buffer is free, SWRITE will accept the transaction by asserting SWRITE\_WF\_READY. However, if the buffer is not free, SWRITE will tell the PCIX Interface to retry the transaction by asserting SWRITE\_WF\_RETRY.

#### 4.8.2 Buffer Selection

SWRITE will tell UPBUF which buffer to store the transaction in by assertingSWRITE\_UPBUF\_POSTED,SWRITE\_UPBUF\_COMPLETION,SWRITE\_UPBUF\_NONPOSTED.Once asserted, these signals will remain high untilWF\_SWRITE\_TRANS\_PENDING is deasserted.

#### 4.8.3 PCIX / PCI Express Header

When SWRITE accepts the PCIX transaction, it will form a PCI Express header from the PCIX Command, Address, Byte Enables, and Attribute taken from WF\_SWRITE\_CMD\_OUT, WF\_SWRITE\_ADD\_OUT, WF\_SWRITE\_BE\_N\_OUT, and PS\_ATTRIBUTE\_STATE. SWRITE will then drive the PCI Express header on SWRITE\_UPBUF\_HEADER and assert SWRITE\_UPBUF\_HEADER\_PUT for one cycle.

The PCIX to PCI Express translation is a backwards translation of the PCI Express to PCIX translation outlined in Section 4.2.1. Some PCI Express Header fields do not exist in PCIX, however, and are hard-wired to the values specified in Table 4.8.3.

Traffic Class (TC)	Hardwired to 0
Digest (TD)	Hardwired to 0
Poisoned (EP)	Hardwired to 0
Completion Status Code (Cpl Status)	Hardwired to 0
Byte Count Modified (M)	Hardwired to 0

Table 4.8.3 – Hard-wired PCI Express Fields in Upstream Translation

## 4.8.4 PCIX / PCI Express Data

SWRITE maps WF\_SWRITE\_PUT\_DATA to SWRITE\_UPBUF\_DATA\_PUT, and WF\_SWRITE\_DATA\_OUT to SWRITE\_UPBUF\_DATA. A new QWORD is sent on SWRITE\_UPBUF\_DATA\_OUT with every assertion of SWRITE\_UPBUF\_DATA\_PUT.

## 4.8.5 End of Reception

Transmission ends when WF\_SWRITE\_TRANS\_PENDING deasserts, causing SWRITE to deassert SWRITE\_WF\_READY. In the example in Figure 4.8, SWRITE will stop writing to the buffer by deasserting SWRITE\_UPBUF\_POSTED, and signify that the posted buffer is no longer empty by deasserting UPBUF\_SLAVE\_POSTED\_FREE.

# 4.9 SREAD

The SREAD module receives and translates PCIX reads into a PCIX Express Transaction Layer Packet, and sends the Transaction Layer Packet to the UPBUF upstream buffers.



Figure 4.9 – SREAD Timing Diagram

#### 4.9.1 Reception of a PCIX transaction

In Figure 4.9, RF\_SREAD\_TRANS\_PENDING is asserted to indicate a pending read. Since UPBUF\_SLAVE\_NONPOSTED\_FREE is high to indicate that the non-posted buffer is free, SREAD will translate and store the Transaction Layer Packet header and split the transaction by asserting SREAD\_RF\_SPLIT. However, if the buffer is not free, SREAD will tell the PCIX Interface to retry the transaction by asserting SREAD\_RF\_RETRY.

#### 4.9.2 Buffer Selection

SREAD must tell UPBUF which buffer to store the transaction by asserting SREAD\_UPBUF\_POSTED, SREAD\_UPBUF\_NONPOSTED, or SREAD\_UPBUF\_COMPLETION until RF\_SREAD\_TRANS\_PENDING falls.

#### 4.9.3 PCIX / PCI Express Header

When SREAD accepts a PCIX transaction, it will form a PCI Express header from RF\_SREAD\_CMD\_OUT and RF\_SREAD\_ADD\_OUT. SREAD will then drive the PCI Express header on SREAD\_UPBUF\_HEADER and assert SREAD\_UPBUF\_HEADER\_PUT for one cycle.

#### 4.9.4 End of Reception

Transmission ends when RF\_SREAD\_TRANS\_PENDING deasserts, causing SREAD to deassert SREAD\_RF\_SPLIT. In the example in Figure 4.9, SREAD will stop writing to the buffer by deasserting SREAD\_UPBUF\_NONPOSTED, and signify that the non-posted buffer is no longer empty by deasserting UPBUF\_SLAVE\_NONPOSTED\_FREE.

# 4.10 SDWORD

The SDWORD module receives and translates PCIX DWORD transactions into a PCIX Express Transaction Layer Packet, and sends the Transaction Layer Packet to the UPBUF upstream buffers.



Figure 4.10 – SDWORD Timing Diagram

#### 4.10.1 Reception of a Transaction

*Receiving a Write* - In Figure 4.10, SP\_SDWORD\_WR\_TRANS\_INIT is asserted to signal a new transaction. Since UPBUF\_SLAVE\_NONPOSTED\_FREE is high to indicate that the non-posted buffer is free, SDWORD will store the transaction header in the non-posted

buffer by asserting SDWORD\_UPBUF\_NONPOSTED and split the transaction by asserting SDWORD\_SP\_SPLIT with SDWORD\_SP\_READY. However, if the non-posted buffer is not free, SDWORD will tell the PCIX Interface to retry the transaction by asserting SDWORD\_SP\_RETRY.

*Receiving a Read* – Only PCIX IO writes and reads are received by the SDWORD module. Therefore, receiving a read is almost identical to receiving a write except that SP\_SDWORD\_RD\_TRANS\_INIT is used in place of SP\_SDWORD\_WR\_TRANS\_INIT.

#### 4.10.2 PCIX / PCI Express Header

SDWORD will form a PCI Express header from SP\_SDWORD\_CMD\_OUT and SP\_SDWORD\_ADDR. SDWORD will then drive the PCI Express header on SDWORD\_UPBUF\_HEADER and assert SDWORD\_UPBUF\_HEADER\_PUT for one cycle.

#### 4.10.3 PCIX / PCI Express Data

When receiving a DWORD write, SDWORD maps SP\_SDWORD\_PUT\_DATA to SDWORD\_UPBUF\_DATA\_PUT, and SP\_SDWORD\_DATA\_OUT to SDWORD\_UPBUF\_DATA.

#### 4.10.4 End of Reception

Transmission ends when SP\_SDWORD\_WR\_TRANS\_INIT or SP\_SDWORD\_RD\_TRANS\_INIT is deasserted, causing SDWORD to deassert SDWORD\_SP\_READ and SDWORD\_SP\_SPLIT. In the example in Figure 4.10, SDWORD will stop writing to the buffer by deasserting SREAD\_UPBUF\_NONPOSTED, and signify buffer longer empty by deasserting that the non-posted is no UPBUF\_SLAVE\_NONPOSTED\_FREE.

# **4.11 PCIEXTX**

The PCIEXTX module transmits PCI Express Transaction Layer Packet s by obtaining a grant from the Transaction Layer Packet Interface, transferring data, and telling UPBUF and UPARB when the transaction is finished. In Figure 4.11, PCIEXTX is transmitting a posted transaction with a 4DW data payload.



Figure 4.11 – PCIEXTX Timing Diagram

#### 4.13.1 PCI Express Transaction Layer Packet Interface Grant

If UPBUF\_PCIEXTX\_POSTED and TL\_PCIEXTX\_TX\_READY are both high, PCIEXTX will ask the Transaction Layer Packet Interface to send a posted transaction by asserting PCIEXTX\_TL\_ARB\_ENABLE and PCIEXTX\_TL\_P0\_VAL, and driving the length of the packet in multiples of 16 on PCIEXTX\_TL\_PD0\_LEN. PCIEXTX obtains the grant when TL\_PCIEXTX\_GRANT[0] is asserted for one cycle, and responds by deasserting PCIEXTX\_TL\_ARB\_ENABLE and PCIEXTX\_TL\_P0\_VAL.

#### 4.11.2 Transmitting PCI Express Header and Data

PCIEXTX\_TL\_DATAVALID must stay asserted while PCIEXTX is transmitting. The PCI Express header and data are both transferred on PCIEX\_TL\_DATA. If the header is 4 DW long, then PCIEXTX\_TL\_DATAVALID will be asserted with the header on PCIEX\_TL\_DATA. However, if the header is 3 DW long, then PCIEXTX\_TL\_DATAVALID will be asserted with the header and the first 4 bytes of data.

	+0	+1	+2	+3
	76543210	76543210	765432	1 0 7 6 5 4 3 2 1 0
Byte 0 >	R X 1 Type	R TC R	D P Attr R	Length
Byte 4 >	Requester l	D	Comp B C Status M	Byte Count
Byte 8 $>$	Source I	D	Tag	R Lower Addr
Byte 12 >	Data Byte 0	Data Byte 1	Data Byte	e 2 Data Byte 3

Figure 4.13.2 – Data format for a 3DW PCI Express Header

If TL\_PCIEXTX\_GET is asserted, PCIEXTX provides the subsequent 16 bytes of data. TL\_PCIEXTX\_GET is mapped straight to PCIEXTX\_UPBUF\_GET.

#### 4.11.3 Ending the Transaction

PCIEXTX asserts PCIEXTX\_TL\_END coincident with the final 16 bytes of data. On the cycle after TL\_PCIEXTX\_GET is asserted, PCIEXTX will deassert PCIEXTX\_TL\_DATAVALID and PCIEXTX\_TL\_END. The PCIEXTX will then inform UPBUF that the transmission was successful by asserting PCIEXTX\_UPBUF\_SUCCESS for one cycle.

# **5** Verification

The verification portion of this thesis posed quite a challenge. The Bridge implementation ended up with 1150 input ports and 1061 output ports due to the interfaces of the vendor's PCI Express and PCIX Interfaces. With only one person to create a verification environment from scratch, a hierarchical approach was taken to find errors early since bugs are difficult to find and fix at the system level. Figure 5 outlines the continuous verification efforts taken in this thesis.



Figure 5 – Verification Development Timeline

## **5.1 Verification Basics**

#### **5.1.1 Types of Tests**

Both black box and glass box testing was used in this thesis. A black box test monitors the IOs of the DUT (Device Under Test). For a given set of inputs, a black box test will ensure that the correct output is driven by the DUT. Black box tests were used throughout the thesis.

A glass box test monitors the internal signals as well as the IOs. Glass box tests are more thorough and more time-consuming to write and simulate than black box tests. Therefore, automated glass box tests were only used to verify individual modules. The final Bridge was too complex to automate monitoring the Bridge's many internal signals.

#### 5.1.2 Test Selection - Equivalence Classes and Boundary Cases

Careful consideration must be taken when selecting tests. It is impossible to test every possible thing that can happen, even at the module level. Verification engineers typically have limited time and resources to verify a design, therefore it is desirable to select tests that will maximize the chance of finding a bug.

Similar tests can be grouped into equivalence classes. When testing a device, one typically runs a few tests from each equivalence class. Consider a scenario where the

DUT (Device Under Test) is a module that determines whether or not a triangle is equilateral by taking in three integer measurements of the angles, and output a true or a false. Some equivalence classes for testing such a module might include Equilateral, Not Equilateral, Not a Triangle, etc. Once the equivalence classes have been identified, our next step is to determine which test(s) should represent an equivalence class.

Tests that contain the boundary cases of an equivalence class are the most likely to find a bug. Referring back to the triangle example, some boundary cases for the Not Equilateral equivalence class might include a triangle that is almost equilateral (i.e.  $60^{\circ}$ ,  $59^{\circ}$ ,  $61^{\circ}$ ), and a triangle with angles that border around the valid ranges of inputs and outputs (i.e.  $178^{\circ}$ ,  $1^{\circ}$ ,  $1^{\circ}$ ).

# **5.2 Module Tests**

Glass box and black box module level tests are implemented with Verilog drivers and examined through waveform simulation. The correct functionality of the module is documented in the test file.

Module	Equivalence Class	Tests
PCIEXRX	Memory Read	32-bit Address
		64-bit Address
		0 DW requested (min size)
		1 DW requested (min boundary)
		4 DW requested (PCI Express Transaction Layer Packet
		Interface boundary)
		5 DW requested (PCI Express Transaction Layer Packet
		Interface boundary)
		1024 DW requested (max size)
	Memory Write	32-bit Address
		64-bit Address
		0 DW written (min size)
		1 DW written (min boundary)
		4 DW written (PCI Express Transaction Layer Packet
		Interface boundary)
		5 DW written (PCI Express Transaction Layer Packet
		Interface boundary)
	Configuration Dood	1024 DW Written (max size)
		Configuration Type 1 Read
		Configuration Type 1 Write
	IO Read	IO Read – 1 DW requested
	IO Write	IO Write – 1 DW written
	Completion with Data	1 DW sent (min size)
		4 DW sent (PCI Express Transaction Layer Packet
		Interface boundary)
		5 DW sent (PCI Express Transaction Layer Packet
		Interface boundary)
	Completion without Data	Completion without Data
	Flow Control	Posted Buffer freed
		Non-posted Buffer freed
		Completion Buffer freed
BUF	Write to and Read from	Non-posted – 3 DW Header
	Header Buffer	Non-posted – 4 DW Header

 Table 5.2 - Module-level Tests

	Write to and Read from	Posted – 1 DW Data (min size)
	Data Buffer	Posted – 3 DW Data (PCIX Interface boundary)
		Posted – 4 DW Data (PCI Express Transaction Layer
		Packet Interface boundary)
		Posted – 5 DW Data (PCI Express Transaction Layer
		Packet Interface boundary)
		Completion - 1024 DW data (max data allowed)
ARB	Single Pending	Posted
	Transactions	Completion
		Non-posted
	Multiple Pending	2 pending transactions
	Transactions	3 pending transactions
		3 pending transactions + new ones coming in as old
		ones are being transmitted
MWRITE	Successful Burst Write	64-bit Address
		32-bit Address
		2 DW Data (PCIX Interface boundary)
		4DW Data (PCIX Interface boundary)
		512 DW Data (PCIX Interface boundary)
		> 512 DW Data (PCIX Interface boundary)
	Successful Dword Write	Dword Write
	Successful Split	Split Completion with 512 DW of Data
	Completion	
	Retry	PCIX issues a retry
MREAD	Successful Burst Read	64-bit Address
		32-bit Address
	Successful Dword Read	32-bit DW Read
	Retry	Retry
DECODER	Target != Bridge	Memory Address Space
		IO Address Space
		Split Completion
	Target = Bridge and there	Memory Read or Write
	is a free buffer	IO Read or Write
		Split Completion
	Target = Bridge and there	Memory Read or Write
	is no free buffer	IO Read or Write
		Split Completion
SWRITE	Memory Write	2 DW Data (PCIX Interface boundary)
		4DW Data (PCIX Interface boundary)
		512 DW Data (PCIX Interface boundary)
		> 512 DW Data (PCIX Interface boundary)
	Split Completion	2 DW Data (PCIX Interface boundary)
CDEAD		4DW Data (PCIX Interface boundary)
SREAD	Memory Read	Memory Read
SDWORD	10	IO Read
1	1	I() Write

PCIEXTX	Posted	3DW Header 4DW Header 0 DW Data (min size) 1 DW Data (PCI Express Transaction Layer Packet Interface boundary) 2 DW Data (PCI Express Transaction Layer Packet Interface boundary) 1024 DW Later (PCI Express Transaction Layer Packet Interface boundary)
	Non-Posted	1024 DW data (max size) 4DW header 3DW header 0 DW data 1 DW data
	Completion with Data	1 DW data (PCI Express Transaction Layer Packet Interface boundary) 2 DW data (PCI Express Transaction Layer Packet Interface boundary)
	Completion without Data	0 DW data

# **5.3 Bridge Architecture Tests**

After all the modules in the architecture were implemented and tested at the module level, modules were incrementally combined and black box tested. The final result was two separate blocks, a downstream block translating from PCI Express to PCIX, and an upstream block translating from PCIX to PCI Express. Black box Bridge Architecture tests are written as Verilog drivers. The correct functionality of the Downstream and Upstream modules is documented in the test files.

Module	<b>Equivalence Class</b>	Tests
DOWNSTREAM	Memory Read	32-bit Address
		64-bit Address
	Memory Write	32-bit Address
		64-bit Address
		4 DW data
		5 DW data
	Configuration Read	Configuration Type 1 Read
	Configuration Write	Configuration Type 1 Write
	IO Read	IO Read
	IO Write	IO Write
	Completion	0 DW data
		1024 DW data
UPSTREAM	Memory Read	32-bit Address
	Memory Write	1 DW data
		2 DW data
		12 DW data
	Completion	1 DW data
		2 DW data
		12 DW data

#### Table 5.3 - Bridge Architecture Tests

## **5.4 System Level Verification**

After the Bridge Architecture had been verified, a verification environment was created to test the Bridge at the system level. The complete verification environment, pictured in Figure 5.4, emulates how the bridge will be utilized in a PCI Express / PCIX System.



Figure 5.4 – The Complete System Level Verification Environment

On the PCI Express (upstream) side of the Bridge, the environment contains a Verilog driver that drives and checks the PCI Express Transaction Layer interface of the Root Complex PCI Express Stack. The Root Complex PCI Express Stack is connected to the Bridge PCI Express Stack through a PCI Express Link. The Bridge PCI Express Stack also interfaces to the Bridge through the Transaction Layer interfaces.

On the PCIX (downstream) side of the bridge, the environment contains a PCIX core that interfaces the Bridge to the PCI/PCIX bus. There are two PCIX IO slots on the PCIX bus represented by the Master, Slave 1, and Slave 2 models. A Vera module tells the Master to initiate transactions and monitors the state of both Slaves.

Building the System Level Verification Environment took approximately five weeks. It was built incrementally in four stages: (1) PCIX core, (2) PCIX Models and Vera Environment, (3) PCI Express Core Stack, and (4) PCI Express Verilog Driver and Monitor.

#### 5.4.1 The PCIX Core

Piecing the PCIX core together and combining it with the Bridge was the first stage in creating the System Level Verification Environment. The PCIX core consists of three components: (1) the PCIX\_O containing the logic to interface to the PCIX bus, (2) the tri containing many tri-state buffers that interface to the bi-directional PCIX bus signals, and (3) the pull-ups containing a few weak pull-ups that drive the bus high when no device is active on the bus.



Figure 5.4.1 – Stage One of the System Level Verification Environment Development

After connecting the Bridge to the PCIX core, a piece of Verilog was developed to drive downstream transactions through the Bridge, through the PCIX core, and onto the PCIX bus where correct behavior of the PCIX bus was verified using a protocol checker.

#### 5.4.2 The PCIX Models and Vera Environment

Stage 2 involved building and attaching a PCIX Vera environment to the PCIX bus. The existence of massive and unfamiliar files in the PCIX verification environment increased the difficulty of Stage Two.



Figure 5.4.2 – Stage Two of the System Level Verification Environment Development

There are three behavior models on the PCIX bus – a Master and two Slaves. These three models are controlled and monitored by a piece of Vera code. The Vera can tell the Master to initiate transactions of various types and sizes. The Vera can also configure, set, and monitor the address spaces of both slaves to ensure that writes are successfully

received. When Slave 1 or Slave 2 receives a read, they automatically issue the Split Completion without consulting the Vera. An independent Behavioral Protocol Checker and PCIX Arbiter ensure that the PCIX bus protocol is correctly driven on the bus by only one device at a time.



#### 5.4.3 Building the PCI Express Stack

Figure 5.4.3 – Stage Three of the System Level Verification Environment Development

A custom PCI Express Stack was not available that met the needs for this verification environment. Therefore multiple PCI Express cores were assembled into a PCI Express Stack from scratch. The RTL directories for each component needed for the PCI Express Stack was obtained. *Almost* all the IOs of the components matched up directly. Unfortunately, this stage required extra time and work due to the few IOs that did not match up, the ongoing development of the PCI Express cores, and unfamiliarity with the internal interfaces.

Two copies of the PCI Express Stack are used in the verification environment. One Stack is located upstream to the PCI Express link and is configured as a Root Complex. The
other stack is located downstream of the PCI Express link and configured as a bridge port.



#### 5.4.4 The PCI Express Verilog Driver and Monitor

Figure 5.4.4 – Stage Four of the System Level Verification Environment Development

Creating a piece of code to interface to the Root Complex PCI Express Stack was the final step taken in the development of the verification environment. The original plan was to incorporate existing Vera from an existing PCI Express Verification Environment. Due to time constraints and differences between the PCI Express and PCIX Vera environments, the idea of combining the two environments was determined to be too risky. Instead, a piece of Verilog code was developed to stimulate and observe the Root Complex PCI Express Stack.

To minimize the complications caused by the multiple clock domains, verification was limited to one active transaction at a time. Therefore, the PCI Express Verilog driver waits until it has successfully received all planned upstream transactions before it sends any downstream transactions.

## 5.4.5 System Level Tests

The PCIX Vera and PCI Express Verilog modules initiate the transactions listed in Table

5.4.5. The list is in order of execution.

Transaction	Indication that Transaction is successful	
(1) Upstream Memory Write	Received by the RC PCI Express Stack	
	Transaction Layer Packet Interface	
(2) Upstream Memory Read	Received by the RC PCI Express Stack	
	Transaction Layer Packet Interface	
(3) Downstream Completion	Monitor the PCIX bus with a waveform viewer	
(4) Downstream Memory Write	Check the Memory space of PCIX Slave 1	
(5) Downstream Memory Read	An (6) Upstream Completion is received by the	
	RC PCI Express Stack Transaction Layer Packet	
	Interface	
(6) Upstream Completion	Received by the RC PCI Express Stack	
	Transaction Layer Packet Interface	
(7) Downstream IO Write	Check the IO space of PCIX Slave 1	
(8) Downstream Configuration Write	Monitor the PCIX bus with a waveform viewer	

Table 5.4.5 – System Level Tests

# 6 Synthesis

## 6.1 Specifications

A Design Compiler was used to synthesize the PCIEXB Verilog code into a gate-level netlist targeting a current IBM ASIC technology. The Bridge was synthesized with voltages and temperatures specified by IBM Methodology.

Synthesizing the Bridge involved making TCL scripts that were read by the Design Compiler. The scripts set up the wire load model, ideal networks on the two clocks, a maximum fanout of 20, and timing constraints on the IOs. The scripts also analyzed, formatted, compiled, uniquified, and flattened all of the Bridge RTL from the lowest level module and moving up in hierarchy. The scripts instruct the Design Compiler to optimize for area and then issue a timing report. The timing report presents the results of static timing analysis by the Design Compiler and indicates the success or failure of synthesis against the given timing assertions. A Verilog netlist representation of the Bridge is the final result of the synthesis.

## 6.2 Tools

Some difficulty was encountered when using the Design Compiler. Figure 6.2.1 shows the hardware that was represented by the RTL. A signal is outputted from the BUF module and inputted to both the MWRITE and the MREAD. The MWRITE and the MREAD rename the signal and send it their corresponding PCIX port. In essence, wire a connection.



Figure 6.2.1 – Architecture Represented by the RTL

Due to a bug in the tool, the netlist that resulted from synthesis had a combinational feedback loop as pictured in Figure 6.2.2. This appeared to be due to incrementally mapping and compiling the modules in order of hierarchy. Unfortunately, this defect in the tool forced a change in the synthesis TCL script to flatten the entire hierarchy and synthesize the entire Bridge in a single compile. The optimized area reported in Section 8 of this thesis could have been further optimized if it were not for this bug in the tool.



Figure 6.2.2 – Synthesis Result

## **6.3 Techniques to Avoid Synthesis Headaches**

Many inexperienced engineers often run into problems with synthesis during their first design project. Knowing this is the case, efforts were made to fix these mistakes early on in the development process.

#### *Synthesis Headache Prevention Tip #1 – Coding Style*

Coding style was kept simple and consistent. All modules were organized, formatted, and documented in the same fashion. Combinational logic was coded in assign statements rather than in an always block for multiple reasons. First of all, it prevented any inferred latches in my code. Second of all, using assign statements is less verbose than an always block and results in code that is easier to read and is therefore easier to debug. Verilog always blocks were only used to instantiate latches.

#### *Synthesis Headache Prevention Tip* #2 – *Synthesize Early and Often*

Synthesis was utilized after completing the first module – PCIEXRX. This fixed any undesirable coding habits that would result in un-synthesize-able code and prevented the same mistakes from being made on the rest of the modules.

# 7 Static Timing Analysis

## 7.1 Background

Section 7.1 of this thesis is an excerpt from Section 8.1 of *Hardware Implementation of a Low-Power Two-Dimensional Discrete Cosine Transform* by Rajul Shah.

Static timing analysis, performed by the IBM static timing tool, ensured that the designed hardware functioned properly with the timing and electrical constraints of the system. Four different path types were analyzed by the timing tool: primary inputs to primary outputs, primary inputs to a register, register to register, and register to primary outputs. For each of these path types, the tool checked that data arrived at its destination in time (setup time) and that it stayed steady for the required time (hold time). This was determined by slack measurements, or relations between the Required Arrival Times (RAT) and the Actual Arrival Time (AT). Both the RAT and AT values differ for early mode and late mode tests. Negative slacks indicated static timing failures, while positive slacks indicated the hardware would function properly for that path. Of course the results of these tests were dependent on the assertions provided.

The setup tests were checked in late mode or long path analysis. The slack, in late mode analysis, is calculated as RAT-AT. In this mode, the latest arrival times are propagated to find the longest path delays. If this slowest path is too long, then the AT will be larger than the required time of arrival. In this case, data may not reach its destination in time, thereby inhibiting the hardware from running at the specified clock frequency. Early mode, or short, fast path analysis, identified hold time violations. Slack times, in early mode analysis, were equal to AT-RAT. The AT was calculated by propagating the earliest cumulative arrival times for a path. In a fast path, the new signal may arrive too quickly, or before the RAT. The RAT for the early mode case is earliest time that a signal can change after the clock edge. These problematic paths create negative slack time and could cause incorrect hardware operation. In these cases, a race condition could occur, where data would be stored from the next clock cycle rather than from the current clock cycle.

The static timing tool also conducted electrical violation tests. For each element instantiated from the standard library, the tool compared its minimum and maximum specified load capacitances with its load capacitance in the design. The tool did the same comparisons for minimum and maximum slew values as well.

## 7.2 Assertions

A TCL script was created containing all timing assertions and constraints to be applied to the Bridge. The values were dependent on the timing constraints of the PCI Express Cores provided by Peter Jenkins and Scott Vento, as well as the PCIX core in PCIX only mode provided by Louis Stermole. These requirements are made to reduce timing violations in a System On Chip environment. The clock jitter was set to a conservative default value of 0.4 ns. There are two clocks in the Bridge: PCLK250 running at 250 MHz to correspond to the PCI Express Transaction Layer Packet Interface, and PCLK133 running at speeds of up to 133 MHz to correspond to the PCIX clock frequency capabilities. The clock transitions were set to 0.3 ns. Any signals that cross the clock boundary were specified as false paths since the timing paths on those signals will change with the variance of the two clocks.

The delay for all Bridge inputs was specified in the TCL script to indicate how long it will take for that input to be valid after that domain's rising clock edge. For the PCLK250 inputs from the PCI Express interface, input delays ranged between 0.6ns to 2.0ns and input transitions were set to 0.7 ns. For the PCLK133 inputs from the PCIX interface, input delays ranged between 0.75ns to 6.70 ns and input transitions were set to 0.1 ns.

The maximum delay for all outputs was also specified in the TCL script. The PCIEXB must meet these timing requirements to ensure that customer hardware will be able to meet their timing requirements. For the PCLK250 outputs to the PCI Express interface, maximums output delays ranged from 0.6ns to 2ns. For the PCLK133 outputs to the PCIX interface, maximum output delays ranged from 2ns to 5 ns. For the outputs to the SRAM, maximum output delays ranged from 1ns to 2ns.

The maximum capacitances for all inputs were set to a default value of 0.2 pF. The load capacitances on the outputs were set to a default value of 0.3 pF. The maximums fanout was set to a default value of 20. Defining the maximum capacitive load values allows the

IBM timing tool to ensure that the PCI Express and PCIX cores can drive the Bridge inputs, and that the Bridge could drive the gates of the PCI Express and PCIX cores.

## 7.3 Modifications

Seven modifications were made to the RTL in order to meet static timing. The modifications made were caused by timing failures that can be classified into three categories: (1) a combinational path where the input delay inherently violated the maximum delay constrained on the output, (2) slow combinational logic, and (3) too much load on a wire.

Four modifications to the RTL resulted from category (1) situations where the input delay of a combinational path inherently violated the maximum delay allowed on the output. For example, one of the initial timing violations occurred on a path from a signal driven from the PCIX core (WF\_SWRITE\_TRANS\_PENDING) to the Write Enable port of the SRAM (SWRITE\_UPBUF\_POSTED). The WF\_SWRITE\_TRANS\_PENDING had a 3.7 ns delay whereas the maximum setup allowed for SWRITE\_UPBUF\_POSTED was 1 ns. Adding latches allowed the path to pass timing with a cost in area and latency.

Unfortunately, not every category (1) timing violation was correctable by adding latches. The TL\_PCIEXTX\_GET (2ns delay) to READADDR (maximum 1 ns setup) path required the BUF module to perform an extra stage in the pre-fetch of the SRAM data, causing many changes in the BUF module RTL. When TL\_PCIEXTX\_GET is high on a PCLK250 clock cycle, the subsequent 16 bytes of data *must* be driven at the next PCLK250 cycle to meet the specification of the PCI Express Transaction Layer Packet Interface. Every time the Bridge sees that TL\_PCIEXTX\_GET is high, it must increment the READADDR to get the subsequent 16 bytes of data. TL\_PCIEXTX\_GET had to be latched in order to meet timing in the TL\_PCIEXTX\_GET (2ns delay) to READADDR (maximum 1 ns delay) path. This meant that the READADDR would be incremented one cycle *after* the Transaction Layer Packet Interface asserts the TL\_PCIEXTX\_GET, and that the subsequent 16 bytes of data would come after *two* PCLK250 cycles.

There were two category (2) timing violations where the combinational logic was too slow. These problems were caused by muxes with complex logic on the selectors and solved by either making the muxes smaller by eliminating redundancies, or by replacing the muxes with faster combinational logic.

There was one category (3) timing violation where the signal drove so many devices that the buffering added in synthesis caused the path to violate timing. The SWRITE\_UPBUF\_DATA\_PUT signal is driven by a single latch and inputted to 64 muxes and other combinational logic. Dividing the load by three and using two additional latches to help drive the load solved the problem. This reduced the latency from buffering and allowed timing to be met.

# 8 Performance

The PCI Express to PCIX Bridge outlined in this thesis is optimized for area and performance. Most efforts were devoted to designing for simplicity in verification, small physical area, and minimal latency for a store and forward architecture. Possible methods to further optimize for performance are outlined in Section 9 of this thesis.

The final performance measurements are summarized in Table 8. This Bridge cannot be compared to other products because currently there are no PCI Express to PCI/PCIX bridges on the market. Latency is measured from the cycle after the last data of the transaction is received to the cycle when the transaction is first transmitted. The downstream latency is measured from when TL\_PCIEXRX\_HEADER\_PUT falls to when MWRITE\_WS\_\*\_START is asserted. The upstream latency is measured from when PCIEXTX\_TL\_ARB\_ENABLE is asserted.

Input Ports	1150	
Output Ports	1061	
Gates	6127	
Gales	7000	
Nets	7693	
Connections	15118	
Latch Area	13956 gate count	
Combinational Area	13478 gate count	
Total Area	27434 gate count	
Latency <sup>7</sup>		
Upstream	2 PCLK250 cycles + T <sub>H</sub>	
Downstream	1 PCLK133 cycles + T <sub>H</sub>	

 Table 8 – Performance and Area Measurements of the Bridge

 $<sup>^7</sup>$  T<sub>H</sub> approximately equals 20ns – 24ns in simulation with a 4 ns PCLK250 clock cycle and a 10 ns PCLK133 clock cycle

# 9 Future Work

The sheer size of the functionality described in the *PCI Express Bridge Specification* was too much to handle for one person in a nine-month time frame. Some functionality still needs to be implemented in order to be able to sell this product in industry. The verification is quite thorough and complete on the module level. However, there is some room for improvement in terms of system level verification. Additional tests can be added, especially stress tests. In addition to functionality and verification, more optimizations for performance and power efficiency are suggested.

## 9.1 Functionality

### 9.1.1 Key Requirements

The Bridge implemented in this thesis can be expanded to also support PCI as its secondary interface. Additionally, it would be desirable to add Configuration Space to the Bridge so that the Bridge can be configured during system setup.

As seen in Table 9.1.1, certain assumptions were made to simplify the Bridge implementation in areas of special case handling that is specific to PCI Express and PCIX. A marketable PCI Express to PCIX Bridge would need to handle these cases.

Scenario	Appropriate Action	Assumption
The three MSBs of the PCI	Bridge Takes Ownership of the	The three MSBs of the PCI
Express Tag are non-zero	transaction	Express Tags are always zero
Discontinuous byte enable(s)	Bridge turns the transaction	The byte enables are never
	into two separate transactions	discontinuous
	with contiguous byte enables,	
	and takes ownership of both	
	transactions	
A PCIX Memory Read is	Bridge incrementally saves	PCIX Memory Reads is
completed with multiple PCI	data in a buffer until the entire	completed with one PCI
Express CpID packets.	Completion is received, then	Express CpID packet.
	transmits the corresponding	
	PCIX Split Transaction.	
Maximum data payload size or	Bridge turns the transaction	Assume all PCIX Targets allow
read request size for PCIX	into multiple transactions that	4 KB for data payloads and 4
Transaction Lover Decket	fit the PCIX Target's max	KB for read requests, thus
raceived	sizes. If the transaction is non-	the transaction into multiple
Teceived.	take ownership of each new	
	transaction	
Address and length	Turn the transaction into two	Address and length
combination may not cross a	transactions that are	combinations do not cross a
4KB boundary	separated by the 4KB	4KB boundary
ind boundary	boundary	ind boundary
PCIX data is ready upon	Ensure that there is upstream	Assume PCIX targets will split
request	buffer space for the data	the read
	before mastering a	
	downstream read. Store	
	Immediate Read Data in the	
	upstream buffer.	

### Table 9.1.1 – Assumptions Made to Simplify the Bridge

### 9.1.2 Optional Capabilities

Listed below are certain capabilities are not required by the PCI Express Bridge

Specification, but are desirable to customers.

- □ PCI Express 32-bit ECRC generation and checking
- □ Advanced Error Reporting
- □ Hot Plug Support for the PCI Express primary interface
- Prefetchable memory address range
- □ VGA Addressing
- □ PCI Express Message Requests with and without Data Payload
- **D** Expansion ROM
- □ PCIX Mode or Mode 2 support
- □ PCIX Device ID Messages

## 9.2 Optimizations

There are some optimizations that can be done to improve the performance and power efficiency of the PCI Express to PCIX Bridge implemented in this thesis. Two future performance optimizations are explored in this section: cut-through and multiple transactions. Clock gating can also be used to reduce power but is not explored in this thesis because performance and cost is by far the most important factors to PCI Express customers.

#### 9.2.1 Cut-Through to Replace Store and Forward

Cut-through is a technique that is often used in bridges to improve the latency of a single transaction.

The Bridge is currently Store and Forward, meaning that when it receives a transaction on side A, it stores the *entire* transaction before it forwards the transaction to side B. Store and Forward is simple, therefore requiring less logic and taking up less area. If the transactions that typically going through the PCI Express Bridge have little or no data, then Store and Forward is acceptable in performance.

The worst-case transaction has a maximum size data payload of 1024 DW. This transaction in the downstream direction has a 256 PCLK250 cycle wait for the entire

transaction to be stored in the BUF buffers before it can be forwarded, and another 512 PCLK133 cycles to retrieve the transaction from the BUF. This transaction in the upstream direction has a 512 PCLK133 cycle wait for the entire transaction to be stored, and another 256 PCLK250 cycles to retrieve the transaction.

Adding cut-through to this Bridge would greatly improve the worst-case latency. For example, if transaction T is coming in on side A, *and* that transaction has the highest priority out of all pending transactions, *and* side B is currently idle, transaction T can *cut through* from side A to side B and begin transmission on side B before the entire transaction is stored. Cut-through reduces the worst-case downstream transaction latency to 256 PCLK250 cycles and 256 PCLK133 cycles, and the worst-case upstream transaction latency to 512 PCLK133 cycles.

There are two ways to implement cut-through in this Bridge. The first option is a simultaneous write and read from a buffer. This option works well in cases where side A and B run at separate clock frequencies. The second option, proposed in Tsang-Ling Sheu's *ATM LAN interconnections with a cut-through nonblocking switch*, bypasses the buffers with a dedicated cut-through link. This option, however, does not work well for bridges with asynchronous boundaries.

#### 9.2.2 Multiple Transactions

The Bridge would probably fare better in performance if it handled multiple transactions of a single type. In this thesis, the decision was made to handle only one transaction of each type at a time for two reasons: (1) it requires less area, (2) the lack of a customer market requirement regarding the number of transactions supported by the Bridge. Therefore, Bridge architecture was designed to easily facilitate a change to multiple transactions. The following discussion explains how multiple transactions can improve performance and explains how easy it would be to change the Bridge to support multiple transactions.

Currently, the upstream and downstream paths of the Bridge only have one buffer of each transaction type: one posted buffer, one completion buffer, and one non-posted buffer. The Bridge performs well under conditions where there are not a lot of transactions of the same type constantly going through. However, in a scenario where the root complex tries to transmit four consecutive posted transactions T1, T2, T3, and T4, the root complex must wait until T1 is forwarded before it can transmit T2. If the Bridge had *four* posted buffers rather than one, then the root complex would be able to transmit T1, T2, T3, and T4 without delay.

The Bridge architecture was designed in anticipation of expanding the Bridge to support multiple transactions. The BUF module would be the only module to change, all other modules are untouched. The change would involve adding more physical memory and adding a queue for each transaction type. All BUF interfaces remain unchanged and no changes in flow control logic are necessary.

# **10 References**

[1] PCI Express to PCI/PCI-X Bridge Specification Revision 1.0, PCI-SIG, February 2003.

[2] PCI Express Base Specification Revision 1.0a, PCI-SIG, p. 1-118, April 2003.

[3] PCI-X Protocol Addendum to the PCI Local Bus Specification Revision 2.0, PCI-SIG, July 2002.

[4] PCI Local Bus Specification Revision 2.3, PCI-SIG, March 2002.

[5] T. Shanley, D. Anderson, PCI System Architecture, Mindshare Inc, Addison-Wesley, 1999.

[6] J. Ajanovic, C. Jackson, "Scalable System Expansion with PCI Express Bridge Architecture," Intel Developer Forum, February 2003.

[7] Tsang-Ling Sheu, "ATM LAN interconnections with a cut-through nonblocking switch," IEEE Fourteenth Annual International Phoenix Conference, March 1995, p. 578-584.

[8] IBM Microelectronics, ASIC Databook, International Business Machines Corporation.

[9] PCI Express System Architecture, Mindshare, Inc. 2003.

[10] IBM Microelectronics, PCI Express x16 Data Link and Logical Physical, International Business Machines Corporation.

[11] IBM Microelectronics, PCI Express x16 Transaction Layer, International Business Machines Corporation.

[12] PCI/PCIX Model User's Manual (PI 2.3, PCI-X 1.0, PCI-X 2.0), August 2003.

[13] IBM Microelectronics, PCI/PCI-X Bus Interface 32/64 Bits, Revision 2.

[14] Rajul Shah, "Hardware Implementation of a Low-Power Two-Dimensional Discrete Cosine Transform," Section 8.1 Static Timing Analysis – Background, May 2002.

[15] Kaner, Falk, Nguyen, <u>Testing Computer Software</u>, John Wiley & Sons, Inc, New York. 1999. pp. 1-141.

[16] Drerup, Ben, IBM Austin.