

Automatic Calibration of Modulated Fractional-N Frequency Synthesizers

by

Daniel R. McMahon

Bachelor of Science in Electrical Engineering
Massachusetts Institute of Technology, June 1991

Master of Science in Electrical Engineering and Computer Science
Massachusetts Institute of Technology, June 1993

Submitted to the Department of Electrical Engineering and Computer Science in Partial
Fulfillment of the Requirements for the Degree of

Doctor of Philosophy in Electrical Engineering and Computer Science

at the

Massachusetts Institute of Technology

June 2001

© 2001 Massachusetts Institute of Technology. All rights reserved.

Signature of Author _____

Department of Electrical Engineering and Computer Science
April 9, 2001

Certified by _____

Charles G. Sodini, Ph.D.
Professor of Electrical Engineering
Thesis Supervisor

Accepted by _____

Arthur Clarke Smith, Ph.D.
Chairman, Committee on Graduate Students
Department of Electrical Engineering and Computer Science

Automatic Calibration of Modulated Fractional-N Frequency Synthesizers

by

Daniel R. McMahon

Submitted to the Department of Electrical Engineering and Computer Science
on April 9, 2001 in partial fulfillment of the requirements for the degree of
Doctor of Philosophy in Electrical Engineering and Computer Science

Abstract

The focus of this research has been the development of a low power, radio frequency transmitter architecture. Specifically, a technique for in service automatic calibration of a modulated phase locked loop (PLL) frequency synthesizer has been developed. Phase/frequency modulation is accomplished by modulating the feedback divide value in a phase locked loop frequency synthesizer. A digital precompensation filter is used to extend the modulation bandwidth by canceling the low-pass transfer function of the PLL. The automatic calibration circuit maintains accurate matching between the digital precompensation filter and the analog PLL transfer function across process and temperature variations. The automatic calibration circuit, which is the main contribution of this thesis, operates while the transmitter is in service. This online calibration eliminates the need for production calibration and periodic down time for calibration cycles. In addition the calibration circuitry provides greater accuracy in the modulation than what is possible via offline methods of calibration. The calibration circuit works with M-ary GFSK as well as 2 level GFSK.

The automatic calibration circuit has been implemented in two forms to prove its operation. The first version is a circuit board level implementation with a center frequency of around 60 MHz. The second implementation of the system is in a full custom 0.6 μm BiCMOS integrated circuit. The integrated circuit contains the complete synthesizer with automatic calibration and operates in the 1.88 GHz frequency band used by the Digital European Cordless Telephone (DECT) standard. A data rate of 2.5 Mbps using 2 level GFSK and 5.0 Mbps using 4 level GFSK has been achieved with a power consumption of 78 mW.

Thesis Supervisor: Charles G. Sodini
Title: Professor of Electrical Engineering

Acknowledgments

There is a large list of people who have helped make the completion of this thesis possible and who have made my final stay at M.I.T. a little more bearable.

I'd like to thank my thesis advisor, Charlie Sodini, for giving me the freedom to define the focus and scope of this research project. As a thesis reader, Jacob White has provided a different view point that that taken by us circuit designers. Jim Roberge has now read more of my theses than any person should be made to endure. This is the last one, I promise.

Mike Perrott provided a solid base in his work on modulated synthesizers. Mike has also been a source of encouragement throughout this project. Without countless hours of help from Don Hitko on analog integrated circuit design, simulation, layout, and modeling, the test chip described in this thesis certainly would not have been completed. Raj Amirtharajah, Jim Goodman, Tom Simon, and Duke Xanthopoulos were all kind enough to not laugh at my novice questions about the digital parts of the chip.

Tom Barber at Analog Devices was very helpful with arranging access to CAD tools and other process information. Charles McDonald, also at Analog Devices, took a full day out of his busy schedule to assist in getting through the paperwork related to the tape out of the chip.

Walter Alessi in the athletic department at M.I.T. taught me to skate, Paul Slovenski taught me to stop, and they both, along with Jeff Hamilton, helped me to learn the basics of being a hockey player. As anyone who has known me these last 5 years can attest to, their effect on my life has been immeasurable.

Nathan Shnidman listened to me complain for several years about being a grad student and never told me to shut up once.

My wife Heidi has been incredibly patient while I ignored her for the last four and a half years while working on this degree. Without her love and support, I could not have stuck with it. My son Miller, who was born during the final writing phase of this thesis, provided the ultimate motivation to hurry up and finish school.

DARPA provided partial funding for this project under contract DAAL-01-95-K-3526. Maxim Integrated Products also provided partial support.

Contents

List of Figures	9
List of Tables	14
1 Introduction	17
1.1 Outline	18
1.2 Choice of Modulation Affects Battery Life	18
1.3 Classes of Modulation	19
1.3.1 Linear Modulation	19
1.3.2 Constant Envelope Modulation	19
1.4 GFSK and GMSK	20
1.5 Coherent Versus Noncoherent Demodulation	23
1.5.1 Modulator Requirements for Coherent Detection	25
2 Architectures	27
2.1 Direct VCO Modulation	27
2.2 Quadrature Modulator	28
2.3 Open Loop Modulation with PLL Tuning	29
2.4 Modulated Fractional- N Synthesizer	30
2.5 Calibrated Synthesizer Architecture	32
3 System Requirements	33
3.1 Total Phase Error Variance	33
4 The Automatic Calibration System	43
4.1 PLL Mismatch Model	44
4.2 The Gain Error Detector	47
4.3 Track and Hold Modification to the Error Detector	50
4.4 Simulated Gain Error Detector Performance	59
4.5 Carrier Phase Tracking	61
4.5.1 Sources of Carrier Phase Error	61
4.5.2 Effect of Phase Offset and Drift on the Gain Error Detector	61
4.5.3 Digital Phase Locked Loop Addition	61
4.6 Complete Gain Error Detector	63
4.7 Acquisition Range and Digital Coarse Calibration	64

4.8	Summary	66
5	Implementation Details	67
5.1	Discrete Prototype	67
5.1.1	Charge Pump and Loop Filter	68
5.1.2	VCO	68
5.1.3	RF Output Filter and Buffer	71
5.1.4	RF Phase Quantizer	71
5.1.5	Quadrature Sampler Approach	72
5.1.6	Board Level Phase Quantizer Circuit Details	73
5.1.7	Digital Calibration DAC	73
5.1.8	Multimodulus Divider	77
5.1.9	Reference Oscillator	78
5.1.10	Digital Signal Processing	78
5.2	Integrated Circuit Process Technology	78
5.2.1	Varactor	79
5.2.2	Bondwire Inductors	81
5.3	RF Phase Quantizer	86
5.3.1	RF Phase Quantizer Circuit Details	86
5.3.2	Phase Quantizer Comments	93
5.3.3	RF Interconnect	93
5.4	Digital Building Blocks	94
5.4.1	Flip-Flops	94
5.4.2	Adders	94
5.5	Reference Error Filter	94
5.5.1	Decimator Design	96
5.5.2	Discrete Time Filter Approximation	98
5.5.3	Digital Filter Architectures	99
5.5.4	SPT Approximation	103
5.6	Digital Phase Locked Loop and Phase Error Measurement	107
5.6.1	DPLL Loop Dynamics	107
5.6.2	Carrier Phase Detector with Track and Hold	109
5.6.3	Upsampler	112
5.7	Gain Control Multiplier and Error Amp	113
5.8	1.8 GHz VCO	115
5.9	Main Synthesizer	115
5.10	Σ - Δ Modulator	116
5.11	Summary	117
6	Experimental Results	119
6.1	Discrete Prototype Results	119
6.1.1	Discrete Prototype GFSK/GMSK Eye Pattern and Spectrum	119

6.1.2	Discrete Prototype RF Phase Quantizer	122
6.2	Integrated Circuit Test Environment	122
6.3	Automatic Calibration Results	126
6.3.1	GFSK/GMSK Eye Pattern and Spectrum	126
6.3.2	4 Level GFSK Eye Pattern and Spectrum	128
6.3.3	Calibration Dynamics	128
6.4	Power Consumption	131
6.5	VCO performance	131
6.6	RF Phase Quantizer	137
6.7	Summary	141
7	Summary and Conclusions	143
7.1	Recommendations for Future Work	143
	References	145
A	Datasheet	149
A.1	Pin Description	149
A.2	Supply Voltage Considerations	153
A.3	Digital I/O	153
A.4	Configuration	153
A.4.1	Overview	153
A.4.2	Main Synthesizer Configuration	154
A.4.3	Automatic Calibration Configuration	154
A.5	External Filter Requirements	157
A.5.1	Overview	157
A.5.2	Data Format	157
A.5.3	Filter Response	157
A.6	Gain Control Error Amplifier	158
A.6.1	Digital Coarse Calibration	158
A.7	Mechanical Specifications	159
B	SPI Register Value Calculator	161
C	Tools	177
C.1	Simulation Tools	177
C.2	Test Setup Tools	178
C.3	Typesetting Tools	178
C.4	Miscellaneous	179

List of Figures

1.1	GMSK/GFSK Transmit Spectrum	21
1.2	GMSK/GFSK Frequency Deviation	22
1.3	GMSK In-phase (I) and Quadrature (Q) Eye Patterns	23
1.4	Generic Quadrature Demodulator	24
1.5	Generic Carrier Tracking Phase Locked Loop	25
2.1	Generic Frequency Modulator	27
2.2	Quadrature Modulator	28
2.3	Open Loop Modulator with PLL Tuning	29
2.4	Generic PLL Based Synthesizer	30
2.5	Modulated Fractional-N Synthesizer	31
2.6	Simplified Signal Path of the Fractional-N Modulator	31
2.7	Proposed Architecture	32
3.1	System for Bit Error Probability Analysis	35
3.2	Receive Signal Constellation for Error Probability Analysis	36
3.3	Bit Error Probability With 0°, 4°, 8°, 10°, 12°, 16° and 20° Static Phase Error	38
3.4	Signal to Noise Loss Due to Static Phase Error	39
3.5	Bit Probability Rate With 0°, 4°, 8°, 10°, 12°, 16° and 20° RMS Gaussian Phase Error	40
3.6	Signal to Noise Loss Due to a Gaussian Phase Error	41
4.1	Automatic Calibration Circuit Overview	43
4.2	Modulated PLL Synthesizer	44
4.3	Mismatch Model	45
4.4	Precompensated Modulation Frequency Response with Mismatch	46
4.5	Sample Modulation Phase Trajectory	48
4.6	Sample Modulation Phase Error Trajectory	49
4.7	Phase Detector Waveforms—Fixed Phase Offset	51
4.8	Track and Hold Detector	51
4.9	Phase Detector Waveforms—Fixed Frequency Offset	52
4.10	Track and Hold Detector Waveforms	53
4.11	Phase Trajectory With Modulo- 2π Reduction Without Track and Hold	54

4.12	Phase Trajectory With Modulo- 2π Reduction With Track and Hold	55
4.13	Phase Trajectory With Modulo- 2π Reduction Without Track and Hold	56
4.14	Phase Trajectory With Modulo- 2π Reduction With Track and Hold	57
4.15	Output Phase Error Detector	58
4.16	Gain Error Detector	58
4.17	Gain Error Detector Output	59
4.18	Gain Error Detector Output For Small Errors	60
4.19	Gain Error Detector Output In the Presence of a Phase Offset	62
4.20	Phase Error Detector Without Tracking	62
4.21	Phase Error Detector With Tracking	63
4.22	Complete Automatic Calibration Block Diagram	63
4.23	RMS Phase Error vs. Gain Error	65
5.1	Photo of Low Frequency Prototype Board	67
5.2	Discrete Charge Pump	69
5.3	Discrete Voltage Controlled Oscillator	70
5.4	RF Output Filter and Buffer	71
5.5	Phase Quantizer	72
5.6	Idealized Phase Quantizer Waveforms	72
5.7	RC-CR Phase Splitter	73
5.8	Gain Error Detector Output With 0° to 30° Quadrature Error	74
5.9	Discrete RF Phase Quantizer	75
5.10	Discrete Calibration DAC	76
5.11	FPGA Implementation of a Multimodulus Divider	77
5.12	FPGA Implementation of a Divide by $2/3$	78
5.13	Voltage Controlled Crystal Oscillator	79
5.14	Modulator IC Die Photograph	80
5.15	Varactor Unit Cell Layout	81
5.16	Varactor Layout	82
5.17	Varactor Test Structure Photo	82
5.18	Model Used for Varactor Parameter Extraction	83
5.19	Varactor Measured C-V Characteristics	83
5.20	Varactor Measured Capacitance vs Frequency Characteristics	84
5.21	Varactor Measured S_{aa}	84
5.22	Varactor Measured S'_{kk}	85
5.23	Bondwire Inductor Layout	85
5.24	Bondwire Inductor Model	86
5.25	Integrated Circuit Quadrature Network	87
5.26	Integrated Circuit RF Latch	88
5.27	Two Phase Clock Generation Circuit	89
5.28	Integrated Circuit ECL to CMOS Level Converter	90
5.29	Integrated Circuit Quadrature Network Waveforms	90

5.30	Integrated Circuit RF Phase Quantizer Waveforms (a)	91
5.31	Integrated Circuit RF Phase Quantizer Waveforms (b)	92
5.32	Bipolar Prescaler and RF Interconnect Photo	93
5.33	Dynamic CMOS Flip–Flop	94
5.34	Static CMOS Flip–Flop	95
5.35	Odd Stage CMOS Full Adder	95
5.36	Even Stage CMOS Full Adder	96
5.37	Reference Error Filter Block Diagram	96
5.38	CIC Decimator	97
5.39	Pipelined CIC Decimator	97
5.40	CIC Decimator Deskew Logic	98
5.41	CIC Decimator Deskew Registers	98
5.42	CIC Decimator Deskew Timing	99
5.43	Error Filter Ideal Impulse Response	100
5.44	General Purpose Direct Form FIR Filter Structure	100
5.45	Serial Multiplier	101
5.46	FIR Filter Based on Distributed Arithmetic	101
5.47	Signed Powers of Two Multiplier	103
5.48	7–Digit, 2 Non–Zero Digit SPT Quantization Curve	104
5.49	Final Reference Filter Impulse Response	105
5.50	Transposed Form FIR Filter	105
5.51	Reference Error Filter Schematic	106
5.52	DPLL Schematic	107
5.53	Block Diagram For DPLL Analysis	108
5.54	DPLL Phase Difference Circuit	110
5.55	Track and Hold Implementation	110
5.56	Track and Hold Detector Output With a Positive Ramp Input	111
5.57	Track and Hold Detector Output With a Negative Ramp Input	111
5.58	Loop Filter Output Skew–Enable Pulse Generation	112
5.59	Loop Filter Output Skew–Gating Circuit	112
5.60	Loop Filter Output Skew–Timing Diagram	113
5.61	Gain Error Detector With One Bit Multiplication – Large Errors	113
5.62	Gain Error Detector With One Bit Multiplication – Medium Errors	114
5.63	Off Chip Gain Control Error Amplifier	115
5.64	Integrated Circuit Voltage Controlled Oscillator	116
5.65	Second Order MASH Converter	117
6.1	Demodulated 78.125 kbps Eye Pattern – Gain Too Low	120
6.2	Measured 78.125 kbps RF Spectrum – Gain Too Low	120
6.3	Demodulated 78.128 kbps Eye Pattern – Gain Too High	120
6.4	Measured 78.125 kbps RF Spectrum – Gain Too High	121
6.5	Demodulated 78.125 kbps Eye Pattern – Autocal Enabled	121

6.6	Measured 78.125 kbps RF Spectrum – Autocal Enabled	121
6.7	Measured Discrete Prototype Phase Quantizer Output	122
6.8	Measured Discrete Prototype Phase Quantizer Output	122
6.9	Integrated Circuit Block Diagram – Testability Features	123
6.10	Test Board Block Diagram	124
6.11	Photo of Synthesizer Chip Test Board	125
6.12	Demodulated 2.5 Mbps Eye Pattern – Gain Too Low	126
6.13	Measured 2.5 Mbps RF Spectrum – Gain Too Low	126
6.14	Demodulated 2.5 Mbps Eye Pattern – Gain Too High	127
6.15	Measured 2.5 Mbps RF Spectrum – Gain Too High	127
6.16	Demodulated 2.5 Mbps Eye Pattern – Autocal Enabled	128
6.17	Measured 2.5 Mbps RF Spectrum – Autocal Enabled	128
6.18	Demodulated 4-GFSK Eye Pattern – Gain Too Low	129
6.19	Demodulated 4-GFSK Eye Pattern – Gain Too High	129
6.20	Demodulated 4-GFSK Eye Pattern – Autocal Enabled	129
6.21	Automatic Calibration Step Response – Positive Step (100 ms/div)	130
6.22	Automatic Calibration Step Response – Negative Step (100 ms/div)	130
6.23	Breakdown of Power Consumption	132
6.24	Measured VCO Tuning Curve	132
6.25	Measured VCO gain	133
6.26	Measured Phase Noise – With and Without Digital Circuits Enabled	134
6.27	Measured VCO Output Spectrum–Digital Circuits Disabled	134
6.28	Measured VCO Output Spectrum–Digital Circuits Disabled	135
6.29	Measured VCO Output Spectrum–Digital Circuits Enabled	135
6.30	Measured VCO Output Spectrum–Digital Circuits Enabled	136
6.31	Simulated Pulling of VCO by the RF Phase Quantizer	138
6.32	Measured Phase Quantizer Output and Phase Locked NCO Output	139
6.33	Measured Phase Quantizer Output and Phase Locked NCO Output	139
6.34	System for Calculating RF Phase Quantizer Output Noise	140
6.35	Calculated RF Phase Quantizer Output Noise	141
6.36	Measured RF Phase Quantizer Output Noise	142
A.1	SPI Interface Timing	154
A.2	Suggested Gain Control Error Amplifier	158
A.3	Package Drawing	159

List of Tables

5.1	Key Technology Parameters	79
5.2	Reference Error Filter SPT Coefficients	104
6.1	Measured Power Consumption	131
6.2	Measured VCO Phase Noise	133
6.3	Summary of Test Chip Results	142
A.1	Pin Descriptions	153
A.2	Main Synthesizer SPI Register Contents	155
A.3	Autocal SPI Register Contents	156
A.4	Preemphasis Filter Parameters	158

Chapter 1

Introduction

The focus of this thesis is the development of a low power, radio frequency transmitter architecture. Specifically, a technique for in service automatic calibration to a modulated PLL frequency synthesizer. Phase/frequency modulation is accomplished by modulating the feedback divide value in a phase locked loop frequency synthesizer [1]. A digital precompensation filter is used to extend the modulation bandwidth by canceling the lowpass transfer function of the PLL [2]. The automatic calibration circuit maintains accurate matching between the digital precompensation filter and the analog PLL transfer function across process and temperature variations. The automatic calibration circuit, which is the main contribution of this thesis, has been designed to operate while the transmitter is in service. This online calibration eliminates the need for production calibration and periodic down time for calibration cycles.

Key features of the new calibration system include the following:

- High data rate Gaussian Frequency Shift Keying (GFSK) and Gaussian Minimum Shift Keying (GMSK) modulation.
- Support for M-ary FSK modulation.
- No required manufacturing calibration.
- Potential for low power operation.

Key features of the implemented system include:

- RF output carrier center frequency in the 1.88 GHz range.
- GMSK/GFSK modulation at 2.5 Mb/s.
- 4-GFSK modulation at 5.0 Mb/s.
- Low power (78 mW) operation.

1.1 Outline

This thesis is organized as follows:

- Motivation for constant envelope modulation
- Comparison of various constant envelope modulator architectures
- Key system performance requirements for GFSK/GMSK
- Overview of the calibration system
- Implementation Details
- Test Results
- Conclusions

1.2 Choice of Modulation Affects Battery Life

This section will discuss why constant envelope modulation types are attractive for wireless systems. The type of modulation plays a large role in the efficiency of radio frequency (RF) power amplifiers. The power added efficiency, η , is a key performance parameter of the power amplifier. As given by (1.1), η is defined as the ratio of the added RF power to the signal to the power supplied by the battery [3].

$$\eta = \left(\frac{P_{RF,out} - P_{RF,in}}{P_{DC,in}} \right) \cdot 100\% \quad (1.1)$$

In many wireless communication devices, the power dissipated by the RF power amplifier is a sizeable percentage of the total battery power. When a modulated signal with significant amplitude variations such as quadrature phase shift keying (QPSK) or quadrature amplitude modulation (QAM) is applied to an amplifier which exhibits nonlinearities, two important signal degradations occur. The nonlinear distortion causes distortion to the signal which causes degraded reception by the intended receiver. The second effect is an increase in spurious transmit energy in adjacent channels. This effect is known as spectral regrowth and plays a prime roll in determining the required amplifier linearity. Linearity in power amplifiers has been studied extensively [4] and one of the results is that power added efficiency is sacrificed to obtain higher linearity, see for example [5] and [6]. If the amplitude variations in the modulated signal are reduced, then spectral regrowth is reduced. This reduction in spectral regrowth may be traded for increased operating output power and associated power added efficiency.

The desire for higher efficiency power amplifiers and corresponding increase in battery life has led to the use of modulation types with reduced amplitude variations. Such modulation types include $\frac{\pi}{4}$ differential quadrature phase shift keying ($\frac{\pi}{4}$ -DQPSK) used by the IS-54 United States Digital Cellular (USDC) Standard [7], offset quadrature phase shift keying (OQPSK) used by the IS-95 CDMA cellular phone system [7], Gaussian frequency shift keying (GFSK) used by the digital european cordless telephone (DECT) standard [7], and Gaussian minimum shift keying (GMSK)

used by the European Global System for Mobile Communications (GSM) system [7]. Of these modulation types, GFSK and GMSK fall in the the continuous phase modulation (CPM) class of constant envelope modulations [8]. It is this class of modulation that can be generated with the modulated synthesizer.

1.3 Classes of Modulation

Before focusing on the particular modulation type of interest for this work, it is useful to examine a few general classes of modulation. Modulation types can be generally classified as either linear modulation or nonlinear modulation.

1.3.1 Linear Modulation

The class of modulation schemes known as pulse amplitude modulation (PAM) are called linear modulation due to the linear relationship between the data symbols and the transmitted signal. When analyzing narrowband signals that arise in communications systems, it is often times convenient to represent the signal as in (1.2).

$$s(t) = \Re \left\{ s_{ce}(t) e^{j\omega_c t} \right\} \quad (1.2)$$

The signal $s_{ce}(t)$ is known as the complex envelope of the signal [9] and ω_c is the center frequency of the carrier. For PAM, the complex envelope is given by (1.3) [10].

$$s_{ce}(t) = \sum_k a_k p(t - kT) \quad (1.3)$$

The sequence of (possibly complex) data symbols is given by a_k and $p(t)$ is the (possibly complex) impulse response of a linear time-invariant pulse shaping filter. When the impulse response $p(t)$ is a smooth function, the envelope of the RF output signal, $|s_{ce}(t)|$, varies with time. Examples of linear modulation are QPSK and QAM.

1.3.2 Constant Envelope Modulation

Phase and frequency modulation are both nonlinear modulation types because the output signal does not depend on the modulating signal in a linear fashion. One advantage of this type of modulation is that the envelope can be made inherently constant. The complex envelope for a constant envelope signal is given by (1.4) [10].

$$s_{ce}(t) = e^{j\psi(t)} \quad (1.4)$$

The phase function, $\psi(t)$, is commonly generated by filtering the data sequence, a_k , with a linear time-invariant filter with impulse response, $p(t)$.

$$\psi(t) = \sum_k a_k p(t - kT) \quad (1.5)$$

1.4 GFSK and GMSK

The class of modulations given by (1.4) and (1.5) include two popular and closely related modulation types which are Gaussian frequency shift keying (GFSK) and Gaussian minimum shift keying (GMSK) [11]. For GFSK and GMSK, the pulse shaping filter in (1.5) is given by (1.6),

$$p_{GMSK}(t) = \text{rect}_T(t) * g(t) \quad (1.6)$$

where $\text{rect}_T(t)$ is a rectangular pulse of duration T , and $g(t)$ is a Gaussian pulse given by (1.7).

$$g(t) = \frac{1}{\sqrt{2\pi\sigma^2}} e^{-\frac{1}{2}\frac{t^2}{\sigma^2}} \quad (1.7)$$

The -3 dB bandwidth of the filter specified by (1.7) is

$$f_{-3dB} = \frac{\sqrt{\log(2)}}{2\pi\sigma} \quad (1.8)$$

and the noise bandwidth is

$$f_N = \frac{1}{4\sigma\sqrt{\pi}} = f_{-3dB} \sqrt{\frac{\pi}{4\log(2)}} \approx 1.065 f_{-3dB}. \quad (1.9)$$

In addition to using the filter specified by (1.6), GMSK and GFSK use a frequency modulation index of $m = 0.5$. The standard definition, see [12] for example, of modulation index for FSK type modulations is given by (1.10).

$$m \triangleq f_{dev,p-p} T_{SYM} \quad (1.10)$$

The symbol period, T_{SYM} , is in seconds and the peak to peak frequency deviation, $f_{dev,p-p}$, is in Hz. Using the definition of modulation index, we can calculate the change in carrier phase during one symbol time from (1.11).

$$\Delta\phi = a_k 2\pi f_{dev,peak} T_{SYM} = a_k \pi m \quad (1.11)$$

The data symbol, a_k , is either 1 or -1. Using a modulation index of $m = 0.5$ causes the phase of the RF carrier to either advance or decrease by $\frac{\pi}{2}$ radians or 90 degrees relative to a carrier center frequency phase reference during one symbol time depending on the value of the transmitted bit. The difference between GMSK and GFSK is that GMSK requires a modulation index of precisely 0.5 while GFSK can work with different modulation indices. However, a nominal modulation index of 0.5 is common for GFSK systems.

GMSK/GFSK is further classified by the product of the Gaussian filter -3 dB bandwidth, B , and the symbol time, T . Values of BT ranging from 0.2 to 0.5 are common in practice. The DECT standard employs GFSK with $BT = 0.5$ [13] and the GSM standard employs GMSK with $BT = 0.3$ [7]. The parameter σ is related to the symbol rate and the parameter BT by

$$\sigma = \frac{\sqrt{\log(2)}}{2\pi f_{SYM} BT}. \quad (1.12)$$

The ratio of noise bandwidth to symbol rate is

$$\frac{f_N}{f_{SYM}} = \left(\sqrt{\frac{\pi}{4 \log(2)}} \right) BT. \quad (1.13)$$

The tradeoff in choosing BT is between the level of adjacent channel energy versus the ease of signal detection. In particular, for $BT \geq 0.5$, it is possible to use a simple limiter/discriminator or PLL based frequency demodulator. For applications requiring higher spectral efficiency, lower values of BT may be used but a phase demodulator is required due to the large ISI present in a frequency demodulator output [11].

To illustrate this tradeoff, Figure 1.1 shows the transmit power spectral density for GMSK with $BT = 0.3$ and $BT = 0.5$. The narrower spectrum produced with $BT = 0.3$ is clearly visible. Figure 1.2 shows the instantaneous frequency¹ of the GMSK modulator output for $BT = 0.3$ and




Figure 1.1: GMSK/GFSK Transmit Spectrum

$BT = 0.5$. This is the output of an ideal frequency demodulator in the absence of noise. With $BT = 0.5$, the eye opening is well defined. However, with $BT = 0.3$ the eye is severely closed. This large amount of intersymbol interference (ISI)[14] severely degrades the signal detection. If,

¹Despite the uncertainty principle problems with “instantaneous frequency” it is still a useful concept. We accept this term as referring to what one puts into an ideal frequency modulator or what one gets out of an ideal frequency demodulator.




Figure 1.2: GMSK/GFSK Frequency Deviation

however, the received GMSK signal is demodulated with a quadrature demodulator, then the in-phase (I) and quadrature (Q) outputs maintain a large eye opening even with lower values of BT . Figure 1.3 shows the I and Q eye patterns for $BT = 0.3$ and $BT = 0.5$. The detector alternates between looking at I and looking at Q when making symbol decisions.




Figure 1.3: GMSK In-phase (I) and Quadrature (Q) Eye Patterns

1.5 Coherent Versus Noncoherent Demodulation

A popular, and general, demodulator architecture for GFSK/GMSK is shown in Figure 1.4. The ideal received signal signal in the absence of noise is given by (1.14).

$$r(t) = \cos(\omega_c t + \phi_R(t) + \phi_{mod}(t)) \quad (1.14)$$




Figure 1.4: Generic Quadrature Demodulator

The carrier center frequency is given by ω_c , $\phi_R(t)$ is an unknown phase due to uncertainty in the delay through the channel, delay through various circuits, and phase noise of the oscillators, and $\phi_{mod}(t)$ is the modulation part of the phase function. In the case of a coherent demodulator, the DSP section implements a carrier tracking phase locked loop which causes the local oscillator phase to track the phase $\omega_c t + \phi_R(t)$ of the received signal. This arrangement results in the received I and Q waveforms shown in Figure 1.3.

In a differentially coherent demodulator [14], the local oscillator is simply set to the nominal carrier frequency without any tracking of the received signal phase. The DSP then computes the phase change between adjacent symbols to determine if a mark or space was transmitted. The simplest demodulator is a noncoherent demodulator. In a noncoherent demodulator, the DSP section performs FM demodulation.

Noncoherent demodulation has the advantages of a simpler receiver (no need for a carrier phase detector and other associated PLL components) and fast response for burst transmissions and fading channels (there is no need to track the carrier phase). There are, however, disadvantages to noncoherent demodulation. The primary disadvantage is the required input signal to noise ratio required for a given bit error rate performance. The use of coherent detection provides approximately 2 to 3 dB of improvement over noncoherent detection². In a battery operated system, a 3 dB change in the required transmit power can have a significant (up to a factor of 2) effect on battery life. Viewed from another viewpoint, a 2 to 3 dB change in demodulator performance can result in a several order of magnitude change in the bit error rate at the receiver.

²This is true because a coherent demodulator ignores the noise which is orthogonal to the signal where a non-coherent demodulator is effected by all of the noise. The improvement is not precisely 3 dB because the coherent demodulators estimate of carrier phase is not perfect.

1.5.1 Modulator Requirements for Coherent Detection

When used with a coherent demodulator, the modulator must meet several strict requirements. The phase noise in the transmit signal must be sufficiently small to allow accurate tracking by the carrier tracking loop in the receiver. A more stringent, although related, requirement is modulation depth accuracy. Consider a modulator which is ideal in all respects except depth of modulation. The modulation index, m , is assumed to be $0.5 \cdot (1 + \delta_m)$. If δ_m is equal to 0.1, (a ten percent error in modulation depth), then the phase change between symbols becomes ± 99 degrees as opposed to the ideal ± 90 degrees. Now suppose a string of either 10 marks or 10 spaces is transmitted. In a time span of 10 symbol periods, the phase error in the transmitted signal becomes 90 degrees. This rapid, large scale, phase error change happens too quickly for even a fast carrier tracking loop to follow. The following approximate analysis may be used to determine acceptable limits on δ_m .

Consider the carrier tracking phase locked loop shown in Figure 1.5. The loop filter is assumed




Figure 1.5: Generic Carrier Tracking Phase Locked Loop

to contain at least 1 integrator so that the static phase error is zero. We can assume that the loop is discrete time in nature operating at a sampling rate which is equal to the symbol rate of the modem. In Figure 1.5, $\phi_{ei}[k]$ represents the sequence of phase change errors in the transmission due to incorrect depth of modulation. The phase of the transmit signal ideally changes by $\pm \frac{\pi}{2}$ radians during each symbol period. When there is a modulation depth error, the phase change differs from the ideal. These symbol by symbol phase change errors are accumulated to produce the total transmitted phase error, ϕ_δ .

Assuming the transmit data sequence is white, ϕ_δ has a power spectral density given by

$$S_{\phi_\delta \phi_\delta}(\theta) = \left(\frac{\pi}{2} \delta_m\right)^2 \frac{1}{2\pi} |H_{acc}(e^{j\theta})|^2 \quad (1.15)$$

where $H_{acc}(e^{j\theta})$ is the frequency response of the phase accumulator and θ is the normalized angular frequency (ie. $\theta = 2\pi$ corresponds to the sample rate). A few algebraic manipulations give the squared magnitude response of the accumulator given in (1.16).

$$|H_{acc}(e^{j\theta})|^2 = \left(\frac{1}{2}\right) \left(\frac{1}{1 - \cos(\theta)}\right) \quad (1.16)$$

Substituting (1.16) into (1.15) gives the power spectral density of the phase error in the transmit signal. It is this signal that the carrier tracking loop must follow.

$$S_{\phi_s\phi_s}(\theta) = \left(\frac{\pi}{2}\delta_m\right)^2 \left(\frac{1}{2\pi}\right) \left(\frac{1}{2}\right) \left(\frac{1}{1-\cos(\theta)}\right) \quad (1.17)$$

In order to determine the variance of the phase error in the carrier tracking loop, the characteristics of the loop must be known. We can, however, make the following assumption and obtain useful engineering results. If we assume the loop achieves perfect carrier phase tracking within its loop bandwidth and does not track any variations outside of its loop bandwidth, then we can simply integrate (1.17) from $\theta = \theta_c$ to $\theta = (2\pi - \theta_c)$ where θ_c is the normalized loop crossover frequency.

$$\text{var}(\phi_e) \approx \int_{\theta_c}^{2\pi-\theta_c} S_{\phi_s\phi_s}(\theta) d\theta \quad (1.18)$$

Performing this integration, we obtain (1.19).

$$\text{var}(\phi_e) \approx \left(\frac{\pi}{2}\delta_m\right)^2 \left(\frac{1}{2\pi}\right) \left(\frac{1}{\tan(\frac{\theta_c}{2})}\right) \quad (1.19)$$

Assuming that the loop crossover frequency is much less than the sample rate and recognizing that $\tan(x) \approx x$ for $|x| \ll 1$ we can simplify (1.19) and get (1.20).

$$\text{var}(\phi_e) \approx \left(\frac{\pi}{2}\delta_m\right)^2 \left(\frac{1}{2\pi}\right) \left(\frac{1}{\frac{\theta_c}{2}}\right) \quad (1.20)$$

This result can be further parameterized by defining γ for the loop to be the ratio of the symbol rate to loop bandwidth. Substituting $\theta_c = \frac{2\pi}{\gamma}$ into (1.20) gives the final result in (1.21).

$$\phi_{e,RMS} \approx \delta_m \sqrt{\frac{\gamma}{8}} \quad (1.21)$$

If an aggressive carrier tracking loop bandwidth of approximately 1% of the symbol rate is used (ie. γ is 100), then (1.21) would indicate that δ_m must be less than approximately 0.05 or 5% to achieve a RMS phase tracking error of less than approximately 10 degrees. A simulation of an idealized second order carrier tracking loop with a phase margin of 60 degrees and loop crossover frequency of 0.01 times the symbol rate shows a limit of 3% on δ_m for 10 degrees of RMS phase error at the receiver which validates the approximate result in (1.21). This is a fairly large RMS phase error and it would consume an entire error budget. Allowed levels of phase error will be discussed in a later section. The DECT standard [15] specifies an accuracy in modulation depth of +40%/-10% which indicates that DECT compliancy alone is not adequate for use with coherent detection.

Chapter 2

Architectures

This chapter will examine several possible architectures for generating a GFSK/GMSK signal. All of the architectures that will be discussed in this section are forms of direct modulation. In this context, direct modulation means that the output frequency of the modulator is at the desired RF carrier frequency and no final frequency conversion is required. The reason for omitting superheterodyne architectures is that the power consumption of the frequency converter is moderate or even large compared to that of the modulator and hence undesirable from a low power perspective.

2.1 Direct VCO Modulation

The simplest approach for implementing a GFSK/GMSK modulator is to simply pass the data sequence, a_k , through a zero order hold and a Gaussian pulse shape filter and apply the filtered signal to the input of a voltage controlled oscillator. This approach is illustrated in Figure 2.1. Despite the simplicity of this approach, it is not used in practice due to two major performance limitations. The




Figure 2.1: Generic Frequency Modulator

primary limitation is that of center frequency stability. Consider an example system with a carrier center frequency of 1.8 GHz and a channel bandwidth of 3.6 MHz. As a percentage of the center frequency, the channel bandwidth is 0.2% or 2000 ppm. In order to achieve a center frequency error which is on the order of 1% of the channel bandwidth, an oscillator with a center frequency accuracy and stability of on the order of 20 ppm or less is required. With today's technology, this level of accuracy and stability requires the use of a crystal based frequency reference. This requirement is not compatible with the tuning range requirement or programmability requirement.

In addition to the difficulty in achieving the required level of frequency accuracy and stability, the modulation index is set by the characteristics of the D/A converter and by the slope of the VCO tuning curve. As discussed in section 1.5.1, GMSK places stringent requirements on the modulation index. However, it is difficult to control the VCO gain to the required accuracy and stability.

2.2 Quadrature Modulator

The most general architecture is the quadrature modulator shown in Figure 2.2. This approach has enjoyed commercial success and several semiconductor manufacturers offer integrated circuits performing the quadrature modulation [16, 17, 18]. In addition to the commercially available integrated circuits which contain the two RF mixers, phase splitter, and combiner, there exist implementations of the baseband filtering, phase accumulation, sin/cos lookup and the DAC's on a single IC [19, 20]. In the quadrature modulator approach, the desired phase function, $\psi(t)$ is generated digitally. The




Figure 2.2: Quadrature Modulator

output of the quadrature modulator as a function of time is then given by (2.1).

$$s(t) = \cos(\omega_c t + \psi(t)) \quad (2.1)$$

The local oscillator is generated by a phase locked loop based frequency synthesizer in practical RF systems. The use of the PLL synthesizer is required to achieve the necessary center frequency accuracy while maintaining the ability to change the output frequency. While very general in nature,

the quadrature modulator approach has several notable drawbacks. The two RF mixers have stringent requirements on linearity to control adjacent channel interference. The gain and phase through the in phase (I) and quadrature (Q) signal paths must be tightly matched. Mismatch between the I and Q paths as well as phase errors in the 90 degree phase splitter will cause the envelope of the RF signal to experience fluctuations. When passed through a nonlinear amplifier, these envelope fluctuations will cause spectral spreading. In addition to the spectral spreading, the phase function becomes distorted. These effects are analyzed in [21]. To meet the required level of performance in the noted areas, the RF mixers and quadrature network consume moderate amounts of power. An additional drawback to the quadrature modulator approach is the requirement for two digital to analog converters and associated antialiasing filters. These two signal paths must have identical characteristics and high dynamic range.

2.3 Open Loop Modulation with PLL Tuning

Figure 2.3 shows another approach which is employed commercially [22] for GFSK systems. In




Figure 2.3: Open Loop Modulator with PLL Tuning

this system, the modulation signal is disabled and the switch closed for a period of time which is sufficient for the PLL to lock and settle. This pretunes the VCO to the correct center frequency of Nf_{ref} . After the PLL has settled, the switch is opened and a data sequence is applied. During modulation, the nominal VCO tuning voltage is held by the capacitor in the loop filter. After the data has been transmitted, the switch is closed to retune the VCO. This approach has several attractive features. The need for high performance RF mixers and a high accuracy quadrature network has been eliminated. In addition, one of the baseband D/A converters and associated antialias filter has been removed. The output signal is inherently continuous phase and constant envelope.

Despite the attractive features of the system in Figure 2.3, there are several key performance disadvantages. This architecture is not capable of a continuous transmission. The PLL must be

periodically allowed to operate to keep the VCO center frequency from drifting outside of its allowed range. During modulation, the VCO is running open loop which makes it more susceptible to disturbances (power supply, mechanical, etc.). In addition, the modulation index is set by the VCO gain and the D/A output characteristics. Component tolerances and drift prevent the achievement of the level of accuracy required by GMSK when coherent detection is desired. As such, this approach is limited to GFSK systems.

2.4 Modulated Fractional- N Synthesizer

A very attractive architecture is based on direct modulation of a fractional- N frequency synthesizer. The use of Σ - Δ modulation for fractional- N frequency synthesis was proposed by [23]. The Σ - Δ fractional- N synthesizer was used as a modulator by [1] and later extended by [24]. At this time no commercial implementation is known to exist.

The two key insights that led to the development of this architecture are the following. The PLL frequency synthesizer shown in Figure 2.4 produces an output frequency equal to N times a reference frequency. This may be viewed as a digital to frequency converter with a coarse step size.




Figure 2.4: Generic PLL Based Synthesizer

The second insight is that noise shaping techniques found in oversampled data converters may be applied to produce a high resolution digital to frequency converter. By simply applying a modulating signal to the input of the frequency to digital converter, very accurate frequency modulation may be achieved. The resulting modulated fractional- N synthesizer is shown in Figure 2.5.

In the modulated synthesizer approach shown in Figure 2.5, the value of the frequency divider (either N or $N + 1$) is controlled by the output of a digital Σ - Δ modulator. The average value of the divider then takes on a non-integer value somewhere between N and $N + 1$. The quantization noise from the Σ - Δ modulation is filtered by the lowpass transfer function of the PLL. The combination of the Σ - Δ modulator and PLL forms an accurate digital to frequency converter. In the original paper [1], the data rate was restricted by the loop bandwidth of the PLL. This restriction is due to the fact that the lowpass transfer function of the PLL falls in the signal path. The achievable data rate was later greatly increased by the addition of a digital precompensation filter [24]. The precompensation filter adds gain at higher frequencies and, when cascaded with the transfer function of the PLL, provides a net (nominally) flat frequency response. The general shapes of the frequency responses of the blocks in this approach are illustrated in Figure 2.6. Note that one




Figure 2.5: Modulated Fractional-N Synthesizer




Figure 2.6: Simplified Signal Path of the Fractional-N Modulator

of the key drawbacks of this approach is the requirement that the precompensation filter and PLL have complementary transfer functions. This requires tight control of the PLL parameters such as phase detector gain, loop filter characteristics, and VCO gain. In [24], the PLL included a digitally controlled gain stage. The gain was then calibrated for each RF channel and the required digital control words stored in a calibration PROM. However, this calibration procedure requires significant instrumentation and is strictly a manufacturing calibration. Any temperature variations in the system must be small to keep the calibration constant correct.

2.5 Calibrated Synthesizer Architecture

The purpose of this section is to outline the new transmitter architecture. This research was based on the extended data rate fractional- N synthesizer in [24] which was briefly discussed in section 2.4. Figure 2.7 shows the basic block diagram of the new architecture. The goal of the research was to design an adaptive tuning mechanism for fine tuning the matching between the digital precompensation filter and the PLL transfer function. The tuning circuitry operates while the modulator is in service. The goal is to eliminate the required factory calibration of each IC and to provide enhanced accuracy in the adjustment. The adaptive tuning circuit, or autocal circuit, operates by monitoring




Figure 2.7: Proposed Architecture

the RF output signal and adjusting the amplitude of the phase detector output current. We will see in a later section that this single adjustment is sufficient to obtain the desired level of matching.

Chapter 3

System Requirements

This chapter will highlight the major system requirements for the modulator.

3.1 Total Phase Error Variance

The primary specification which has been addressed by this research is the phase error in the transmitted signal. The transmitted signal, $s(t)$, can be written as a sinusoidal signal whose phase is made up of the desired phase function and an undesired phase error term

$$s(t) = \cos(\omega_c t + \phi_{mod}(t) + \phi_{TX}(t)) \quad (3.1)$$

where $\phi_{TX}(t)$, represents any deviation from the ideal phase, ω_c is the carrier center frequency, and $\phi_{mod}(t)$ is the modulation part of the phase.

There are several causes for a deviation from the ideal desired phase trajectory in the transmit signal. Phase noise in any oscillators used in the transmitter adds a random phase to the desired phase. An error in modulation index will cause a random walk in the phase. In addition any deviation between the true frequency response of the precompensated PLL and an ideal flat response will cause errors. The non-ideal frequency response is of primary concern with the chosen architecture due to its large influence on the error in the phase trajectory.

The signal at the demodulator input, $r(t)$, is given by

$$r(t) = \cos(\omega_c t + \phi_{mod}(t) + \phi_{RX}(t)) + n(t). \quad (3.2)$$

The received signal may contain additional phase errors due to phase noise in any frequency conversions which may have been applied to the signal. The total received phase error signal is $\phi_{RX}(t)$. In addition to any added phase noise, the channel will add a noise signal, $n(t)$. For the purposes of this research, $n(t)$ is assumed to have a Gaussian distribution and have a power spectral density which is flat over the channel bandwidth. In a quadrature demodulator, the received signal, $r(t)$ is multiplied by an in phase (I) local oscillator signal, $LO_I(t)$, and a quadrature (Q) local oscillator signal, $LO_Q(t)$. The two oscillator signals are given by (3.3) and (3.4).

$$LO_I(t) = \cos(\omega_c t + \phi_{LO}(t)) \quad (3.3)$$

$$LO_Q(t) = -\sin(\omega_c t + \phi_{LO}(t)) \quad (3.4)$$

The demodulated I and Q signals are given by (3.5) and (3.6) after the $2\omega_c$ components at the mixer outputs have been removed with a lowpass filter.

$$I(t) = 2r(t)LO_I(t) = \cos(\phi_{mod}(t) + \phi_{RX}(t) - \phi_{LO}(t)) + n_I(t) \quad (3.5)$$

$$Q(t) = 2r(t)LO_Q(t) = \sin(\phi_{mod}(t) + \phi_{RX}(t) - \phi_{LO}(t)) + n_Q(t) \quad (3.6)$$

Under the assumption that the noise at the input to the receiver is Gaussian and white across the channel bandwidth, the baseband noise signals, $n_I(t)$ and $n_Q(t)$ will be independent, white, Gaussian noise signals across the baseband signal bandwidth.

In an ideal coherent receiver, the local oscillator phase, $\phi_{LO}(t)$, exactly tracks $\phi_{RX}(t)$. Due to limited bandwidth in the carrier tracking loop and phase noise in the local oscillator, the tracking is not perfect. We can define a total residual phase error, ϕ_e as given by (3.7).

$$\phi_e(t) \triangleq \phi_{RX}(t) - \phi_{LO}(t) \quad (3.7)$$

In order to assess the effects of ϕ_e on the bit error performance of the system, we first examine the received signal in the absence of a phase error. The ideal I and Q signals, $I_{nom}(t)$, and $Q_{nom}(t)$, are given by (3.8) and (3.9).

$$I_{nom}(t) = \cos(\phi_{mod}(t)) \quad (3.8)$$

$$Q_{nom}(t) = \sin(\phi_{mod}(t)) \quad (3.9)$$

Applying some trigonometric identities to (3.5) and (3.6), gives the more useful form given in (3.10) and (3.11) for the I and Q signals in the presence of a phase error.

$$I(t) = I_{nom}(t) \cos(\phi_e(t)) - Q_{nom}(t) \sin(\phi_e(t)) + n_I(t) \quad (3.10)$$

$$Q(t) = I_{nom}(t) \sin(\phi_e(t)) + Q_{nom}(t) \cos(\phi_e(t)) + n_Q(t) \quad (3.11)$$

Figure 3.1 shows the equivalent baseband system showing the effects of ϕ_e , the pulse shaping filtering, and noise. The $BT = 0.63$ Gaussian filters in the receiver limit the noise bandwidth of the receiver. In [11] it was shown that $BT = 0.63$ in the receiver provides a good compromise between minimizing the noise bandwidth and also minimizing ISI.

A useful way to view the received signal is to plot $I(t)$ versus $Q(t)$. Figure 3.2 shows the received signal constellation in the absence of noise. The signal at the optimal sample time is highlighted in the plot. In Figure 3.2, the residual phase error, ϕ_e is zero. We see from (3.10) and (3.11) that a phase error simply rotates the received constellation plotted in Figure 3.2.

The calculation of bit error probability in the absence of any error control coding is a straightforward task. Due to the symmetry of the signal constellation, the total bit error probability will be equal to the conditional probability of error conditioned on the ideal signal point being one of the three in the box in Figure 3.2. This conditional probability of error can be expanded as

$$P_E = P_{E|\square} = P_{E|A}P_{A|\square} + P_{E|B}P_{B|\square} + P_{E|C}P_{C|\square}. \quad (3.12)$$




Figure 3.1: System for Bit Error Probability Analysis

The total probability of an error is P_E and the conditional probability of an error given that one of the 3 points in the box is the true signal point is $P_{E|\square}$. The conditional probabilities of each of the 3 signal points are $P_{A|\square} = P_{C|\square} = \frac{1}{4}$ and $P_{B|\square} = \frac{1}{2}$. The evaluation of $P_{E|A}$ can be done by modifying the expression for bit error probability for binary antipodal signaling [8, 14].

$$P_{E,antipodal} = Q\left(\sqrt{\frac{2E_b}{N_o}}\right) \quad (3.13)$$

The energy per bit, E_b , is equal to the signal power times the symbol period. The noise power spectral density at the receiver input is N_o . The ratio $\frac{E_b}{N_o}$ is a commonly used signal to noise ratio for digital communications systems. The function $Q(x)$ is the probability of a zero mean, unit variance Gaussian random variable exceeding x . By adding two correction factors to (3.13) we obtain the following expression for $P_{E|A}$.

$$P_{E|A} = \int_{-\infty}^{+\infty} P_{E|A,\phi_e} f_{\phi_e}(\theta) d\theta \quad (3.14)$$

The probability density function for ϕ_e is f_{ϕ_e} .

$$P_{E|A,\phi_e} = Q\left(\sqrt{\frac{\gamma_s(\phi_e)\gamma_n 2E_b}{N_o}}\right) \quad (3.15)$$




Figure 3.2: Receive Signal Constellation for Error Probability Analysis

The factor $\gamma_s(\phi_e)$ accounts for the reduction in the signal power at the sample time from unity. Numerically, $\gamma_s(\phi_e)$ is equal to the square of the projection of point A onto the I -axis. The factor γ_n accounts for the larger noise bandwidth of the Gaussian receive filter compared to the ideal Nyquist bandwidth. Some algebraic manipulations show that for a Gaussian filter with a given BT product, the noise bandwidth is given by (3.16).

$$f_N = \sqrt{\frac{\pi}{4 \log_e(2)}} BT f_{SYM} \quad (3.16)$$

The symbol rate, f_{SYM} , is given in symbols per second and the noise bandwidth, f_N , is in Hz. For $BT = 0.63$, (3.16) gives $f_N = 0.671 f_{SYM}$. The ideal noise bandwidth is $\frac{f_{SYM}}{2}$ and hence $\gamma_n = \frac{0.5}{0.671} = 0.746$ for the system shown in Figure 3.1. The choice of $BT = 0.63$ in the receiver is based on the recommendation given in [11] and represents a trade off between increased noise for large BT and increased intersymbol interference for small BT . The two remaining conditional error probabilities, $P_{E|B}$ and $P_{E|C}$, are computed in a similar fashion.

Evaluating (3.12) numerically for several constant values of ϕ_e , corresponding to DC offsets in the receiver carrier tracking loop, yields the bit error probabilities shown in Figure 3.3. The lower plot in Figure 3.3 shows the extra input signal to noise required to achieve a certain bit error probability in the face of a static phase error. Figure 3.4 plots the additional signal to noise ratio required for error probabilities of 10^{-3} , 10^{-4} , and 10^{-5} versus the static phase error. If we take ϕ_e to be a zero mean Gaussian random variable and evaluate (3.12) numerically for several RMS values of ϕ_e , the bit error probabilities in Figure 3.5 result. As in the static phase error case, Figures 3.5 and 3.6 show the additional signal to noise ratio required to achieve a given bit error probability.

Figure 3.6 indicates that a total residual phase error on the order of 10 degrees will degrade the performance of the modem by less than 1 dB for error probabilities of 10^{-5} .

At this point it is worth examining some of the key assumptions made by this analysis. Of primary interest is the modeling of the residual phase error as a Gaussian distributed random variable. There are several contributors to ϕ_e . Phase noise in the local oscillators is due to thermal and shot noise and should be largely Gaussian in nature. However, the phase noise due to mismatch between the digital precompensation filter and the PLL transfer function is not Gaussian. This component of ϕ_e is the result of a random telegraph wave (i.e. a ± 1 valued waveform which can only transition at the edges of each symbol period) which has been passed through a LTI filter. The LTI filter in effect adds several independent random variables and the central limit theorem suggests that the result may look approximately Gaussian.

To summarize, the result of this chapter is that the residual phase error should be less than approximately 10_{RMS}° to achieve reasonable bit error probability performance.





Figure 3.3: Bit Error Probability With $0^\circ, 4^\circ, 8^\circ, 10^\circ, 12^\circ, 16^\circ$ and 20° Static Phase Error

**Figure 3.4:** Signal to Noise Loss Due to Static Phase Error




Figure 3.5: Bit Probability Rate With 0° , 4° , 8° , 10° , 12° , 16° and 20° RMS Gaussian Phase Error




Figure 3.6: Signal to Noise Loss Due to a Gaussian Phase Error

Chapter 4

The Automatic Calibration System

In this section, we will discuss the block diagram for the automatic calibration circuit. The parameter which will be set by the automatic calibration is a gain constant in the form of a reference current used by the charge pump in the PLL. The overall gain in the PLL forward path depends on the absolute value of an integrated circuit capacitor and the slope of the VCO tuning curve. Neither of these parameters is tightly controlled. The basic overall block diagram is shown in Figure 4.1. The phase of the RF output, $\phi_{RF}(t)$, is sampled and quantized to produce $\phi_{RF}(kT)$ where T is the sample rate of the system. The RF output phase contains an $\omega_c t$ term corresponding to the center frequency




Figure 4.1: Automatic Calibration Circuit Overview

of the RF carrier. This phase ramp can be computed digitally and subtracted from $\phi_{RF}(kT)$. This calculation is possible because the center frequency is locked via the PLL to the same reference

clock used by the DSP section.

After the phase ramp is removed, the result is compared to the desired phase function, $\phi_{mod}(kT)$. The residual phase error, $\phi_e(kT)$ is used to determine how to adjust the charge pump gain in the PLL. A sample of $\omega_{mod}(kT)$ is required in addition to $\phi_e(kT)$ to correctly drive the gain controller. To see why this extra information is required, consider the case of a simple modulation index error. If the only information available is that ϕ_e is less than zero, we don't know if a "1" was transmitted and the modulation index was too small, or if a "0" was transmitted and the modulation index too large. However, knowledge of the commanded phase provides the necessary information to make this determination and correctly control the gain.

4.1 PLL Mismatch Model

To design the gain error detector, we must first examine how the PLL response varies with component value variation and how these variations show up in the output phase error. Specifically, we will see that the phase error at any time depends on a gain error and the history of what bits have been transmitted.

Figure 4.2 shows a simple model for the modulated fractional- N synthesizer. The divider has




Figure 4.2: Modulated PLL Synthesizer

been linearized about its operating point. The nominal divide value is N and the variations about the operating point are \tilde{n} . All blocks are modeled as continuous time systems to simplify the analysis¹. The phase detector gain, K_D is simply a scale factor relating phase error to duty cycle. Because of this K_D is fixed accurately. By using switched capacitor techniques in the loop filter, the time constants τ_z and τ_p may be tightly controlled. However, the gain term, $\frac{I_P}{C}$ which is the ratio of charge pump current to integration capacitor, is not very well controlled. The VCO tuning slope, K_{VCO} , also depends on absolute parameter values which are poorly controlled. Finally, the average divide value, N , is digitally controlled but varies with center frequency. The conclusion is that the PLL response variation is controlled primarily by the gain constant. This conclusion has two

¹Not all blocks are continuous time in nature, but for our purposes the continuous time model will suffice.

consequences. There is only a single parameter we must adjust and since this parameter contains a current in it, we can easily adjust the gain.

The complete PLL loop gain is

$$L(s) = K_D \left(\frac{I_P}{C s} \right) \left(\frac{\tau_z s + 1}{\tau_p s + 1} \right) \left(\frac{K_{VCO}}{s} \right) \left(\frac{1}{N} \right) = K_T \left(\frac{1}{s^2} \right) \left(\frac{\tau_z s + 1}{\tau_p s + 1} \right). \quad (4.1)$$

The gain constant, K_T , may be written as

$$K_T = (1 + \delta_k) K_{T_0} \quad (4.2)$$

where K_{T_0} is the nominal gain, δ_k is the fractional gain error and K_T is the actual gain.

The modulation transfer function of the PLL can be written as

$$H_{pll}(s) = \left(\frac{\Phi_{out}(s)}{\tilde{N}(s)} \right) = \left(\frac{-\omega_{ref}}{s} \right) \left(\frac{L(s)}{1 + L(s)} \right) \quad (4.3)$$

The precompensation filter has a fixed transfer function based on the nominal characteristics of the PLL. The ideal precompensation transfer function is given by

$$H_{pre}(s) = \frac{1 + L_0(s)}{L_0(s)} \quad (4.4)$$

where the “0” subscript denotes the nominal loop gain. A block diagram showing the cascade of the various transfer functions is shown in Figure 4.3. From Figure 4.3 we can find the frequency




Figure 4.3: Mismatch Model

response from the output of the pulse shaping filter to the modulation part of the instantaneous output frequency. The resulting transfer function, (4.5), has a DC gain of unity and a high frequency gain of $(1 + \delta_k)$.

$$H_{mod}(s) = \left(\frac{L(s)}{L_0(s)} \right) \left(\frac{1 + L_0(s)}{1 + L(s)} \right) \quad (4.5)$$

Making use of (4.1) we find

$$\left(\frac{L(s)}{1 + L(s)} \right) = \frac{\tau_z s + 1}{\frac{\tau_p}{K_T} s^3 + \frac{1}{K_T} s^2 + \tau_z s + 1}. \quad (4.6)$$

Under the assumption that τ_z and τ_p are tightly controlled, we can replace them with their nominal values, τ_{z0} and τ_{p0} , in (4.6). Performing this substitution and substituting (4.6) into (4.5) we obtain

$$H_{mod}(s) \approx \frac{\frac{\tau_{p0}}{K_{T0}} s^3 + \frac{1}{K_{T0}} s^2 + \tau_{z0} s + 1}{\frac{\tau_{p0}}{K_T} s^3 + \frac{1}{K_T} s^2 + \tau_{z0} s + 1}. \quad (4.7)$$

Figure 4.4 shows the frequency response defined by (4.7) for varying amounts of PLL gain error.




Figure 4.4: Precompensated Modulation Frequency Response with Mismatch

To understand the structure of the output phase error due to mismatch, we can calculate a transfer function between the desired output phase, Φ_{mod} , and the actual output phase, Φ_{out} .

$$\Phi_e(s) = \Phi_{mod}(s) - \Phi_{out}(s) = (1 - H_{mod}(s)) \Phi_{mod}(s) \quad (4.8)$$

Substituting (4.5) into (4.8) yields

$$\Phi_e(s) = \left(\frac{\tau_{p0} \left(\frac{1}{K_T} - \frac{1}{K_{T0}} \right) s^3 + \left(\frac{1}{K_T} - \frac{1}{K_{T0}} \right) s^2}{\frac{\tau_{p0}}{K_T} s^3 + \frac{1}{K_T} s^2 + \tau_{z0} s + 1} \right) \Phi_{mod}(s). \quad (4.9)$$

The term $\left(\frac{1}{K_T} - \frac{1}{K_{T_0}}\right)$ may be written in terms of the gain error, δ_k , which gives

$$\left(\frac{1}{K_T} - \frac{1}{K_{T_0}}\right) = \left(\frac{1}{K_{T_0}}\right) \left(\frac{-\delta_k}{1 + \delta_k}\right). \quad (4.10)$$

Assuming that $\delta_k \ll 1$ we can further simplify (4.10) to produce

$$\left(\frac{1}{K_T} - \frac{1}{K_{T_0}}\right) \approx -\delta_k \left(\frac{1}{K_{T_0}}\right). \quad (4.11)$$

Substitution of (4.11) into (4.9) produces

$$\Phi_e(s) \approx -\delta_k \left(\frac{s^2}{K_{T_0}}\right) \left(\frac{\tau_{p_0}s + 1}{\frac{\tau_{p_0}}{K_T}s^3 + \frac{1}{K_T}s^2 + \tau_{z_0}s + 1}\right) \Phi_{mod}(s). \quad (4.12)$$

4.2 The Gain Error Detector

In the previous section, the phase error as a function of gain error was derived. In this section, that result will be used to derive a gain error detector.

Note that while (4.12) gives the desired dependency of the phase error on the gain error and transmitted data, it depends on both the nominal gain of the PLL, K_{T_0} , and the unknown true value, K_T , including the gain error. However, if we assume that the gain error is small ($|\delta_k| \ll 1$), then we can approximate K_T by its nominal value in (4.12). Performing this substitution, we obtain

$$\Phi'_e(s) = -\delta_k \left(\frac{s^2}{K_{T_0}}\right) \left(\frac{\tau_{p_0}s + 1}{\frac{\tau_{p_0}}{K_{T_0}}s^3 + \frac{1}{K_{T_0}}s^2 + \tau_{z_0}s + 1}\right) \Phi_{mod}(s). \quad (4.13)$$

Noting that $\Phi_{mod}(s) = \frac{\Omega_{mod}(s)}{s}$, we can simplify (4.13) and obtain (4.14).

$$\Phi'_e(s) = -\delta_k \left(\frac{s}{K_{T_0}}\right) \left(\frac{\tau_{p_0}s + 1}{\frac{\tau_{p_0}}{K_{T_0}}s^3 + \frac{1}{K_{T_0}}s^2 + \tau_{z_0}s + 1}\right) \Omega_{mod}(s) \quad (4.14)$$

The expression in (4.14) is very useful because it is made of a transfer function that we know *a priori* and a scalar multiplier which is the error term we are looking for. In particular, we can write ϕ_e as (4.15).

$$\phi_e \approx \phi'_e = \delta_k \phi_{e,ref} \quad (4.15)$$

The reference phase error signal, $\phi_{e,ref}$ is completely specified by the desired modulation frequency and a known transfer function and is given in (4.16).

$$\Phi_{e,ref}(s) = \left(\frac{s}{K_{T_0}}\right) \left(\frac{\tau_{p_0}s + 1}{\frac{\tau_{p_0}}{K_{T_0}}s^3 + \frac{1}{K_{T_0}}s^2 + \tau_{z_0}s + 1}\right) \Omega_{mod}(s) \quad (4.16)$$

Figure 4.5 shows part of a possible sample path for $\phi_{mod}(t)$. Figure 4.6 shows the resulting $\phi_e(t)$, as calculated by (4.12), for various values of gain error. The figure also shows the reference




Figure 4.5: Sample Modulation Phase Trajectory




Figure 4.6: Sample Modulation Phase Error Trajectory

error waveform, $\phi_{e,ref}(t)$. The figure shows that the general shape of $\phi_{e,ref}(t)$ closely matches the true phase error to within a scale factor as predicted by (4.15).

To determine the gain error, δ_k , we can do the following signal processing. Compute the reference error signal in (4.16). Measure the true phase error, $\phi_e(t)$. Now multiply the two signals. The result is (4.17).

$$\phi_e(t)\phi_{e,ref}(t) \approx \delta_k\phi_{e,ref}^2(t) \quad (4.17)$$

Examining (4.17) we see that the polarity of the detector output always matches the polarity of the gain error. In addition, the average of the detector output will be proportional to the amplitude of the gain error (assuming that the transmit bits are random). This output signal can be applied to an integrator whose output controls the forward path gain in the PLL.

4.3 Track and Hold Modification to the Error Detector

While the gain error detector developed in section 4.2 looks promising, there are some important modifications which must be made for it to work. The circuit which measures the true output phase of the PLL will only provide an output in a 2π radian range. This modulo- 2π reduction of the sampled, and also in the calculated, phase has a dramatic effect on the detector performance: it breaks it. To illustrate the effect, consider the case of two periodic signals with the same frequency, but with a fixed phase offset. We can write the phase functions of the two signals as $\phi_A = \omega t$ and $\phi_B = \omega t + \phi_{ofs}$. Clearly the difference between ϕ_A and ϕ_B is the constant ϕ_{ofs} . Now consider the modulo- 2π reductions of the two phase functions. The reduced versions² are $\phi_{A,red} = ((\phi_A + \pi) \bmod 2\pi) - \pi$ and $\phi_{B,red} = ((\phi_B + \pi) \bmod 2\pi) - \pi$. Both $\phi_{A,red}$ and $\phi_{B,red}$ are zero mean functions and hence their difference is also zero mean. This means that the computed phase error is sometimes the same sign as the true phase error, sometimes the opposite sign, but on the average it is zero. This is illustrated in Figure 4.7.

Fortunately, a simple modification to the detector can restore its effectiveness. Consider a track and hold block which performs the following function. The input to the track and hold is $\phi_{out,red}(kT) - \phi_{mod,red}(kT)$ where $\phi_{out,red}(kT)$ and $\phi_{mod,red}(kT)$ are the sampled and modulo- 2π reduced output phase and desired phase. When the input is between $-\theta$ and θ , the output is simply equal to the input. When the input is outside of that range, the output is made equal to the previous output. This action is illustrated for $\theta = \pi$ in Figure 4.8. For the constant phase offset example in Figure 4.7, the addition of the track and hold causes the correct phase error to be output at all times. The use of track and hold blocks to convert phase detectors to phase and frequency detectors in phase locked loops was described by [25, 26].

As a slightly less trivial example, consider two signals with a fixed frequency offset. The reduced phases and associated difference are shown in Figure 4.9. The addition of the track and hold block changes the output in Figure 4.9 to that shown in Figure 4.10. We can see from these plots that the track and hold causes the output to contain a significant DC component of the same polarity as the true error. Without the track and hold, there is no DC component to drive an integrator.

²By writing $\phi_{red} = ((\phi + \pi) \bmod 2\pi) - \pi$ we end up with a value in the interval $[-\pi, \pi)$ rather than $[0, 2\pi)$. The former is the required interval for the types of processing performed here.




Figure 4.7: Phase Detector Waveforms—Fixed Phase Offset




Figure 4.8: Track and Hold Detector





Figure 4.9: Phase Detector Waveforms—Fixed Frequency Offset

**Figure 4.10:** Track and Hold Detector Waveforms

The track and hold action described above can be added to the gain error detector to restore correct operation. The effect of a track and hold with $\theta = \pi$ on the gain error detector is illustrated in Figures 4.11, 4.12, 4.13, and 4.14. Figures 4.11 and 4.12 show the effect of the track and hold




Figure 4.11: Phase Trajectory With Modulo- 2π Reduction Without Track and Hold

when the carrier frequency is set to an integer multiple of the reference frequency so that the carrier frequency portion of the sampled output phase is constant. Figures 4.13, and 4.14 are with the carrier frequency set to an integer plus a half multiple of the reference frequency so that the carrier frequency portion of the sampled output phase changes by π radians during each sample period.




Figure 4.12: Phase Trajectory With Modulo- 2π Reduction With Track and Hold




Figure 4.13: Phase Trajectory With Modulo- 2π Reduction Without Track and Hold




Figure 4.14: Phase Trajectory With Modulo- 2π Reduction With Track and Hold




Figure 4.15: Output Phase Error Detector




Figure 4.16: Gain Error Detector

4.4 Simulated Gain Error Detector Performance

Figures 4.15 and 4.16 show the gain error detector with track and hold modification. Figure 4.15 shows the system for measuring the output phase error. The desired phase modulation signal, ϕ_{mod} , is distorted by the PLL mismatch to produce ϕ_{out} . The $\omega_c kT$ term is due to the carrier frequency offset from an integer multiple of the reference frequency. The total RF output phase is then reduced to a 2π range and quantized. The desired phase modulation signal has $\omega_c kT$ added to it and the result is also reduced to a 2π range and quantized. This ideal sampled output phase is compared to the actual sampled output phase to produce the quantized phase error ϕ_{eq} . In Figure 4.16, the quantized phase error, ϕ_{eq} , is sent through the track and hold and the result is multiplied by the reference error signal, $\phi_{e,ref}$. The reference error signal is generated by filtering ω_{mod} in accordance with (4.16).

The detector has been simulated with 2 bit quantization of the output phase and also of the reference phase error signal. Figure 4.17 shows the average detector output versus gain error. The scale factor is chosen such that the maximum instantaneous output signal from the multiplication in Figure 4.16 is $\pm 100\%$. For gain errors in the range of approximately -50% to 75% the detector produces useful output. Figure 4.18 shows an expanded view of the detector output in the -5% to




Figure 4.17: Gain Error Detector Output

5% gain error range.




Figure 4.18: Gain Error Detector Output For Small Errors

4.5 Carrier Phase Tracking

4.5.1 Sources of Carrier Phase Error

In the previous sections it was assumed that the RF output phase as a function of time is precisely described by (4.18).

$$\phi_{RF}(t) = \phi_{out}(t) + \omega_c t \quad (4.18)$$

In (4.18), $\phi_{out}(t)$ is related to the transmitted data in some deterministic fashion and ω_c is the carrier center frequency. Since ω_c is set by the reference frequency and a digital divider, digital circuits which are clocked by the reference clock can have an exact knowledge of ω_c . These circuits do not, however, have a zero phase reference. This simply means that there will be a fixed phase offset between the true carrier phase and a digitally calculated phase. An additional phase offset occurs due to the delay through the frequency divider and any delay associated with the RF front end of the phase quantizer.

In addition to the static phase offset, there will be a random drift between the sampled RF phase and the calculated phase. The source of this drift is the quantization in the transmit signal path and in the path which calculates the ideal output phase. The cause of this random drift is fairly simple. The PLL acts as a digital to frequency converter and the output phase is the time integral of the output frequency. The ideal modulating signal is quantized during the pulse shaping and preemphasis filtering. The quantization error is then passed to the output frequency and integrated to produce a random walk in the output phase. Similarly, in the signal processing path that calculates the ideal output phase, there is a random walk due to the quantization. Since the quantization characteristics of the two signal paths are different, there will be a random walk in the difference between the measured and calculated phase.

4.5.2 Effect of Phase Offset and Drift on the Gain Error Detector

At this point we need to decide if the presence of the static phase offset and the random drift is of concern. Figure 4.19 shows the effect of a static phase offset on the gain error detector output. We see that for relatively large phase offsets (up to 45 degrees) the detector works, but as the offset approaches 180 degrees the detector completely fails. Fortunately it is relatively simple to modify the phase error detector to remove the static phase offset and track the random drift.

4.5.3 Digital Phase Locked Loop Addition

The phase error detector part of the automatic calibration circuit is repeated in Figure 4.20. The phase accumulator in Figure 4.20 is allowed to wrap around when the value exceeds $\pm\pi$. In the absence of a phase offset, the detector output should have a time average value of zero assuming that the two possible transmit symbols have equal probability. We can use this fact to add an additional feedback loop which drives the average output to zero. Figure 4.21 shows the phase tracking addition.

The loop filter transfer function, $F(z)$, of the new digital phase locked loop (DPLL) should be designed to produce a DPLL loop bandwidth which is much less than that of the main synthesizer




Figure 4.19: Gain Error Detector Output In the Presence of a Phase Offset




Figure 4.20: Phase Error Detector Without Tracking




Figure 4.21: Phase Error Detector With Tracking

loop. The previously derived response from ω_{mod} to the phase error is now multiplied by $1 - H_{DPLL}(z)$, where $H_{DPLL}(z)$ is the DPLL closed loop transfer function. Above the DPLL loop bandwidth, this extra factor is approximately equal to one. Before the addition of the digital phase tracking, the spectral content of the phase error signal was more or less flat from 0 frequency to the main synthesizer loop bandwidth. By making the DPLL bandwidth relatively low, the total error signal level is largely unchanged. The DPLL is effective in removing the static phase offset and slow drift.

4.6 Complete Gain Error Detector

Figure 4.22 shows the complete gain error detector block diagram. The RF output feeds the RF




Figure 4.22: Complete Automatic Calibration Block Diagram

phase quantizer to produce ϕ_{RF_q} . The quantized RF phase is compared to the ideal value which is generated by accumulating the ideal frequency modulating signal. The track/hold block serves the

dual purpose role of providing phase/frequency detection for the DPLL and removing the deleterious effects of the 2π phase ambiguity in the sampled and ideal phase. The slow digital phase tracking loop removes any static phase offset and random drift between the ideal and true RF phase. The reference error filter produces the reference phase error waveform which serves as the basis function for the measured phase error. By multiplying ϕ_e and $\phi_{e,ref}$ and lowpass filtering the result we obtain an estimate of the gain error. This estimate is used by the gain control error amplifier to set the gain and drive the error to zero.

4.7 Acquisition Range and Digital Coarse Calibration

The initial error that the calibration circuit can correct for is not limited by the curve in Figure 4.17 because the DPLL will fail to lock before the gain error detector output stops being useful. The amount of disturbance which is injected into the DPLL depends directly on the gain error in the main synthesizer. To estimate the capture range we first need to relate gain error to the total phase error injected into the DPLL. The phase error is given by (4.14), repeated here in (4.19).

$$\Phi'_e(s) = -\delta_k \left(\frac{s}{KT_0} \right) \left(\frac{\tau_{p0}s + 1}{\frac{\tau_{p0}}{KT_0}s^3 + \frac{1}{KT_0}s^2 + \tau_{z0}s + 1} \right) \Omega_{mod}(s) \quad (4.19)$$

Since the bandwidth of the transfer function in (4.19) is much less than the symbol rate, we can approximate the frequency modulation by

$$\omega_{mod}(t) = \sum_k \frac{\pi}{2} a_k \delta(t - kT_{SYM}). \quad (4.20)$$

The corresponding (white) power spectral density is

$$S_{\omega\omega}(f) = \left(\frac{\pi}{2} \right)^2 \frac{1}{T_{SYM}}. \quad (4.21)$$

The noise bandwidth of the transfer function in (4.19) is difficult to find without the use of numerical integration. Unfortunately this approach provides little design insight. A simple expression for total phase error can be derived in a two step procedure. The first step is to replace the third order PLL model with a second order model. This is done by choosing a loop filter transfer function which consists of a first order lowpass filter. It is fairly easy to derive an expression for the phase error as a function of frequency modulation signal using the techniques applied in section 4.2. The result is

$$\Phi'_e \approx \left(\frac{-\delta_k}{Q_o\omega_{no}} \right) \left(\frac{Q_o \left(\frac{s}{\omega_{no}} \right) + 1}{\left(\frac{s}{\omega_{no}} \right)^2 + \frac{1}{Q_o} \left(\frac{s}{\omega_{no}} \right) + 1} \right) \Omega_{mod}(s). \quad (4.22)$$

The natural frequency, ω_{no} , and loop quality factor, Q_o , are those corresponding to the complex pole pair in the third order model. While simpler than the third order model, the second order model still presents difficulties in analytic integration. To overcome this difficulty we can approximate (4.22) by the first order transfer function

$$\Phi'_e(s) \approx \left(\frac{-\delta_k}{Q_o\omega_{no}} \right) \left(\frac{1}{\frac{s}{Q_o\omega_{no}} + 1} \right) \Omega_{mod}(s). \quad (4.23)$$

The total phase error variance is the product of the spectral density of ω_{mod} , the square of the DC gain, and the two sided noise bandwidth. The result is

$$\text{var}(\phi_e) \approx \left(\frac{\pi}{2}\right)^2 \left(\frac{1}{T_{SYM}}\right) \left(\frac{\delta_k}{Q_o\omega_{no}}\right)^2 2 \left(\frac{\pi}{2}\right) \left(\frac{Q_o\omega_{no}}{2\pi}\right). \quad (4.24)$$

After some simplification, we obtain

$$\phi_{e_{RMS}} \approx \delta_k \frac{\pi}{2} \sqrt{\frac{f_{SYM}}{2Q_o\omega_{no}}}. \quad (4.25)$$

Figure 4.23 validates the approximations in the reduced order models by plotting the rms phase error as a function of gain error for the first, second, and third order models.




Figure 4.23: RMS Phase Error vs. Gain Error

Note that the DPLL loop bandwidth is much less than ω_{no} and hence the total phase error within the DPLL is about the same as the input phase error. With a loop bandwidth of 81.4 kHz, a damping ratio of 0.77, and symbol rate of 2.5 Mbps, (4.25) becomes

$$\phi_{e_{RMS}} \approx \delta_k 175_{RMS}^{\circ}. \quad (4.26)$$

The phase/frequency detector has a linear operating range of $\pm 90^{\circ}$. Taking the peak phase error to be 6 times the RMS phase error, we obtain that the allowable gain error is about $\pm 8.6\%$.

Unfortunately we expect the gain error due to process variation to be larger than the range found. A solution to this problem is to include a digital coarse calibration circuit which can cover

a relatively large range of mismatch. The digital coarse calibration works in parallel with the automatic calibration circuit. The digital coarse calibration operates by monitoring the gain control error amplifier output. During acquisition, the coarse gain control DAC is stepped through its various settings. When the error amplifier output enters its normal output range, the digital sweep is turned off³. At this time, the digital logic should enter a track mode where the coarse calibration DAC is stepped by one value when it is detected that the error amplifier output leaves its nominal range. In this fashion, the range of initial errors which can be corrected is greatly increased.

4.8 Summary

This chapter has examined the relationship between the synthesizer forward path gain error, the modulation signal, and the RF output phase error. A simple block diagram has been developed for a system which is capable of estimating the gain error. The system does not interfere with normal operation of the modulator and hence can operate in the background. The output of the gain error detector will be used by the gain controller to tune the PLL response. A digitally controlled coarse calibration circuit can be used to extend the range of mismatch which can be corrected by the calibration circuit.

³This sweeping type of acquisition aid is common in various phase locked loop applications. See [27] for example.

Chapter 5

Implementation Details

A sigma–delta modulated synthesizer incorporating the new automatic calibration circuit has been implemented in two forms. The first implementation is a board level realization of the architecture. The output center frequency is around 60 MHz with a data rate of 78.125 kbps. The VCO is a discrete transistor design. All digital functions including the RF frequency divider were implemented in a single field programmable gate array (FPGA). The second implementation is in the form of a full custom BiCMOS integrated circuit. In the integrated circuit implementation, the RF output frequency is around 1.8 GHz and the data rate is 2.5 Mbps using 2 level GFSK and 5.0 Mbps using 4 level GFSK. This chapter presents the integrated circuit version of the transmitter.

5.1 Discrete Prototype

Figure 5.1 shows a photograph of the prototype system. The voltage controlled oscillator is a dis-




Figure 5.1: Photo of Low Frequency Prototype Board

crete transistor design. The RF phase quantizer is realized using an RC–CR quadrature network followed by a pair of ECL line receivers and ECL flip-flops. The charge pump is a discrete transistor design with two reference current inputs. One of the inputs comes from a coarse gain control DAC and the other from the automatic calibration circuit. The loop filter and gain control error amplifier use off the shelf op-amps.

All of the digital functions are implemented in a single Xilinx XC4010 field programmable gate array. The FPGA approach allows flexibility in the digital signal processing circuits. The carrier center frequency and all bandwidths are scaled down in frequency by a factor of 32 from the target frequencies used in the integrated circuit version. Using a low carrier center frequency of around 60 MHz allows the implementation of the multimodulus divider in the FPGA as well.

A DAC is provided to monitor key digitized signals inside the digital signal processing circuitry. The remaining circuitry on the test board is a 10 MHz voltage controlled crystal oscillator (VCXO) that is used as the system reference. The VCXO may be phase locked to the 10 MHz reference output that is present on most Hewlett Packard RF test equipment.


5.1.1 Charge Pump and Loop Filter

The output of the phase/frequency detector in the main synthesizer is converted to a current which then drives the loop filter. Figure 5.2 shows the schematic of the discrete implementation of the charge pump and loop filter. The amplitude of the charge pump current is set in parallel by the automatic calibration circuit which controls $ICAL$ and the coarse digital calibration DAC which controls $IDAC$. Current mirrors are used so that the collector currents in Q6 and Q7 are both $ICAL + IDAC$. The sum of the collector currents in Q10 and Q11 is $2(ICAL + IDAC)$. The output current from the charge pump is then $\pm(ICAL + IDAC)$. The phase/frequency detector output, a TTL signal level signal, drives U1 which is a TTL→ECL level converter chip. The ECL output provides an ideal drive for the current switch formed by Q1 and Q2. The four transistors, Q4-7, in the PNP current mirror are in a single package which improves matching and tracking over temperature. Similarly transistors Q8-11 in the NPN current mirror are in a single package.

The main synthesizer loop filter is formed by U2 and the associated resistors and capacitors. This particular topology was used to approximate the integrated circuit realization.

5.1.2 VCO

Figure 5.3 shows the schematic for the discrete prototype VCO. Transistor Q2 with feedback network C4 and C5 provides the negative resistance for the oscillator. The oscillator output is taken from the collector of Q2 to avoid disturbing the resonator. The common base amplifier, Q1, provides good reverse isolation. Since the current waveform in the oscillator resembles an impulse train rather than a sinusoid, a filter network comprised of C7-9 and L2 is used to produce a roughly sinusoidal output. The filter is a singly terminated elliptic type which was designed using the filter tables in [28]. An emitter-coupled-logic (ECL) line receiver, U1a, is used to provide additional gain and present a 50 ohm impedance to the following stages. The bias voltage, V_{BB} , for the inputs of U1a is generated internally by the 10H116 and supplied to the inputs by R7 and R8.



All NPN's are MMBT3904
 All PNP's are MMBT3906

Figure 5.2: Discrete Charge Pump




Figure 5.3: Discrete Voltage Controlled Oscillator

5.1.3 RF Output Filter and Buffer

One of the two 50 Ohm outputs from the VCO buffer in Figure 5.3 is used to drive a RF bandpass filter and output amplifier. Figure 5.4 shows the RF bandpass filter and output amplifier. The two




Figure 5.4: RF Output Filter and Buffer

inductors, L1 and L2, are hand wound air core inductors and are used to tune the filter. The filter is a coupled resonator type [29], [30]. To tune the filter, a network analyzer is connected between the filter side of J1 and J3. A jumper is installed on J2 and L1 is adjusted until the resonator formed by C2, C3, and L1 is resonant at the filter center frequency¹. Then the jumper is removed on J2 and inductor L2 is adjusted until the desired transmission response is observed.

5.1.4 RF Phase Quantizer

An essential part of the automatic calibration circuit is the RF phase quantizer. The phase quantizer needs to operate with the RF carrier signal, around 60 MHz in the discrete implementation and 1.8 GHz in the integrated circuit implementation, as its input and only consume a small amount of power.

¹Resonance is measured with the network analyzer by plotting the input reflection coefficient on a Smith chart and adjusting L1 until the reflection coefficient angle is zero degrees.

5.1.5 Quadrature Sampler Approach

The implemented phase quantizer in simplified form is shown in Figure 5.5. The modulated RF




Figure 5.5: Phase Quantizer

signal is passed through a quadrature network that provides two outputs whose phases differ by 90 degrees. The quadrature signals are passed through limiting amplifiers and the results sampled by a pair of flip-flops. The flip-flop outputs now tell us which quadrant the RF phase was in at the sampling instant. The outputs of the phase splitter and the limiters in the idealized case are shown




Figure 5.6: Idealized Phase Quantizer Waveforms

in Figure 5.6. The binary values that would appear at the flip-flop outputs for various times of the reference clock rising edge are also shown. From the figure, we see that a 2π radian phase range is quantized to 2 bits. Simulations show that this 2 bit quantization is sufficient for the gain error detector.

Figure 5.7 shows the schematic for a simple RC-CR 90 degree phase splitter. The outputs are




Figure 5.7: RC-CR Phase Splitter

always 90 degrees out of phase for sinusoidal inputs. In addition, the 2 output amplitudes are equal when $\omega = \frac{1}{RC}$. Mismatch between the time constants in the 2 arms of the phase splitter will cause a nonlinearity in the phase quantizer. The effect of this nonlinearity on the detector DC output, however, is minimal. Errors as large as 30 degrees are tolerable and that level of performance is easily achievable [31]. Figure 5.8 shows the effects of a quadrature error on the gain detector output. It is important to note that although we have introduced a quadrature phase splitter into the system, the performance requirements are much less than in the quadrature modulator. It is also important to note that the quadrature accuracy of the network in Figure 5.7 depends only on the matching between the two time constants and not their absolute values.

5.1.6 Board Level Phase Quantizer Circuit Details

The second 50 Ohm output from the VCO buffer in Figure 5.3 is used to drive the RF phase quantizer. The RF phase quantizer is based on the quadrature sampler discussed above.

Figure 5.9 shows the schematic for the phase quantizer. The doubly terminated elliptic filter formed by C2, C3, C4, and L1 suppresses the harmonics which are present at the output of the VCO buffer. The quadrature network consists of the C-R section formed by C5 and R4 and the R-C section formed by R5 and C6. The elliptic filter needs to be terminated in a constant resistance for correct operation. The addition of R6 and L2 to the quadrature network presents a constant 50 Ohm resistive termination for the filter.

The two outputs from the quadrature network drive ECL line receivers, U1b, and U1c, which are used as limiting amplifiers. The required input bias voltage, V_{BB} , is generated internally by the 10H116 and connected externally. A dual flip-flop, U2, samples the outputs from the limiters.

5.1.7 Digital Calibration DAC

To extend the range of the calibration circuit, a DAC is used to provide a coarse digital calibration. Figure 5.10 shows the schematic of the coarse calibration DAC. The DAC is a discrete R-2R ladder circuit. The $CAL_{5,0}$ inputs come from the CMOS outputs of the FPGA. The one percent resistor tolerance used in the ladder is sufficient to guarantee that the DAC is monotonic. The small offset




Figure 5.8: Gain Error Detector Output With 0° to 30° Quadrature Error




Figure 5.9: Discrete RF Phase Quantizer




Figure 5.10: Discrete Calibration DAC

injected by R13 at the output of the ladder is to ensure that the input offset voltage of U1 doesn't cause the opamp output to swing negative. The R-2R ladder output voltage is converted to a current by U1, Q1, and R16.

5.1.8 Multimodulus Divider

The multimodulus divider used by the main synthesizer is required to provide a divide range of 64-127 in integer steps. This divider was realized as part of the Xilinx field programmable gate array. Figure 5.11 shows the FPGA schematic for the multimodulus divider. The design is based on




Figure 5.11: FPGA Implementation of a Multimodulus Divider

the integrated circuit presented in [32]. The divide value is set by the signal $DIV_{5:0}$. The complete divider operates by allowing each of the individual divider stages to selectively swallow one input clock cycle² per output cycle of the complete divider chain. The selection is made by the individual modulus control inputs. The sync signal chain is used to notify each divider circuit when an output cycle has completed. This pulse swallowing action allows 0 to 63 input cycles to be swallowed per output cycle which produces the 64 to 127 divide range.

Figure 5.12 shows the FPGA schematic for the individual $\div 2/3$ stages. When the modulus control signal, MC , is low, the output of U2 is always low. In this state, U3 acts as an inverter and the combination of U3 and U4 forms a divide by two stage. In addition, the divide circuit always divides by two when $SYNC_IN$ is high. When both MC and $SYNC_IN$ are low, flip-flop U2

²In this case “input clock cycle” refers to the input to that particular stage in the divider.




Figure 5.12: FPGA Implementation of a Divide by 2/3

extends the output pulse by 1 clock cycle which produces 1 output cycle for every three input clock cycles.

5.1.9 Reference Oscillator

All of the clocks on the test board are derived from a 10 MHz voltage controlled crystal oscillator (VCXO). The VCXO can either be driven by a fixed tuning voltage or phase locked to an external 10 MHz signal. This choice of reference frequency was made because several pieces of Hewlett-Packard test equipment use a 10 MHz reference. Typically HP test equipment will provide a sample of its frequency reference at a rear panel connector and also accepts an external reference. Having the board phase locked to the test equipment sometimes simplifies some of the measurements.

Figure 5.13 shows the schematic for the VCXO. An ECL line receiver is used as the gain element. The 10H116 used is essentially just a differential amplifier with emitter follower outputs. The crystal is cut to have its series resonant frequency be at 10 MHz. The series resonant circuit formed by the varactors, CR1 and CR2, and L1 is able to slightly shift the resonant frequency of the complete feedback network and tune the oscillator.

5.1.10 Digital Signal Processing

The digital signal processing which is part of the automatic calibration circuit was all implemented in the FPGA. The only difference between the FPGA implementation and the custom integrated circuit implementation is that the FPGA design was not pipelined. For further details on the digital phase locked loop and reference error filter, refer to the integrated circuit description.

5.2 Integrated Circuit Process Technology

The integrated circuit was designed and fabricated in a 0.6 micron BiCMOS process. Figure 5.14 shows the die photograph for the integrated circuit. The process includes two polysilicon layers allowing the use of poly-poly capacitors and also includes two metal layers. The vertical NPN




Figure 5.13: Voltage Controlled Crystal Oscillator

devices feature peak values of f_T of more than 20 GHz. Key parameters of some of the supported devices are listed in Table 5.1.

In addition to the devices normally supported by the process, a varactor and bondwire inductor were included in the design. These additional devices do not represent any additional processing steps.

5.2.1 Varactor

The varactor is formed by the base–collector junction of the supported vertical NPN transistor. To reduce parasitic series resistance, the emitter of the device is omitted and replaced by contacts to

<i>Parameter</i>	<i>Symbol</i>	<i>Nominal Value</i>	<i>Units</i>
NMOS Threshold Voltage	V_{Tn}	0.72	Volts
PMOS Threshold Voltage	V_{Tp}	-0.91	Volts
Gate Oxide Thickness	t_{ox}	150	Å
Minimum Drawn Gate Length	L_{min}	0.6	μm
Poly1–Poly2 Capacitance	C_{PP}	0.45	$\frac{\text{fF}}{\mu\text{m}^2}$
Base Poly Resistor Resistance	R_{BP}	120	Ω/\square
Vertical NPN Peak Unity Current			
Current Gain Frequency	f_T	21	GHz

Table 5.1
Key Technology Parameters




Figure 5.14: Modulator IC Die Photograph

the base polysilicon. This layout results in a device like the one used in [33].

Figure 5.15 shows the layout of one of the varactor cells. Each varactor used in the design




Figure 5.15: Varactor Unit Cell Layout

is made up of an array of 32 unit cells in parallel as shown in Figure 5.16. The varactor was characterized using microwave wafer probes and extracting capacitance from the calibrated two port s -parameter data. The test chip layout includes a varactor test cell for these measurements. Figure 5.17 shows a photograph of the varactor test cell. Figure 5.18 shows the model used for the capacitance extraction. In the probe pad model, C_{ox} , models the oxide capacitance. The substrate is modeled by the parallel R - C network formed by R_{si} and C_{si} . The anodes of the varactor unit cells are connected with the top metal layer and the cathodes by the lower metal layer. The metal-to-bulk and metal-to-metal overlap capacitances are modeled by C_{ma} , C_{mk} , and C_{ol} . The base contact resistance is modeled by R_b . The actual varactor junction capacitance is C_j . The junction capacitance between the collector and substrate is C_{jb} . The resistance associated with the n region between the collector contacts and the active junction is R_c . In the oscillator circuit, the anode of the varactor is connected to the resonator and the cathode is at an RF ground. Figure 5.19 shows the measured and modeled capacitance seen at the anode of the varactor with the cathode at an AC ground. The measured and modeled (using the model of Figure 5.18) capacitance between the probe pads³ is plotted in Figure 5.20. The effect of the interconnect inductance is clearly evident. Figures 5.21 and 5.22 show the measured and modeled reflection coefficients as the anode and cathode respectively of the test structure.

5.2.2 Bondwire Inductors

The bondwire inductors are formed by bonding between three on chip bond pads as shown in Figure 5.23. Low capacitance bond pads (i.e. the pads only include the top metal layer rather than all

³Calculated by $C_{ka} = \frac{3Y_{ka}}{2\pi f}$




Figure 5.16: Varactor Layout




Figure 5.17: Varactor Test Structure Photo




Figure 5.18: Model Used for Varactor Parameter Extraction




Figure 5.19: Varactor Measured C–V Characteristics




Figure 5.20: Varactor Measured Capacitance vs Frequency Characteristics




Figure 5.21: Varactor Measured S_{aa}




Figure 5.22: Varactor Measured S_{kk}




Figure 5.23: Bondwire Inductor Layout

metal layers and gate polysilicon layer) reduce coupling into the lossy substrate. These inductors were characterized in [33] where it was shown that the inductance is approximately given by (5.1).

$$L_B(\text{nH}) \approx 0.13\text{nH} + 1.04 \frac{\text{nH}}{\text{mm}} l \quad (5.1)$$

The quality factor of the bondwire inductors at 1.8 GHz were reported to be around 12–13 in [33] and is approximately described by (5.2).

$$Q \approx 14.7 - \frac{1.02}{\text{mm}} l \quad (5.2)$$

Figure 5.24 shows the circuit model for the inductors which was presented by [33].




Figure 5.24: Bondwire Inductor Model

5.3 RF Phase Quantizer

This section describes the details of the integrated circuit realization of the RF phase quantizer circuit. The phase quantizer is based on the quadrature sampler approach discussed in section 5.1.5.

5.3.1 RF Phase Quantizer Circuit Details

Figure 5.25 shows the schematic of the phase splitter. The quadrature phase splitter is implemented as a fully differential RC–CR phase splitter. The differential input signal, $RF+$ and $RF-$, is buffered by Q1 and Q2. Resistors R1–4 in the quadrature network are base poly resistors. The quadrature network capacitors, C1–4, are poly–poly capacitors. The poly–poly capacitor structure is built on top of an N–well. This was done in an attempt to provide some isolation from the substrate. For the C–R section, capacitors C3 and C4 have their bottom plates driven by the buffer to avoid placing the additional bottom plate capacitance on the output nodes. Similarly, in the R–C section, capacitors C1 and C2 have their bottom plates on the ground side rather than the signal side. Resistors RB1 and RB2 provide the DC level required to bias the following stage.

The I and Q outputs of the quadrature network are sent to identical BiCMOS latches. Figure 5.26 shows the latch schematic. When the clock signal is low ($CLK-$ high and $CLK+$ low), Q1 and Q2 are biased on and the latch is transparent. When CLK goes high, the input differential pair is turned off and Q3 and Q4 form a regenerative latch which quickly produces a full scale logic




Figure 5.26: Integrated Circuit RF Latch

signal indicating the polarity of the RF signal at the time of the clock rising edge. The latch output is followed by an ECL to CMOS level converter to provide CMOS compatible logic swings. The use of NMOS transistors as the current switch allows a simple direct connection between the CMOS clock circuitry and the latch avoiding the need for explicit CMOS to ECL level translators. The use of CMOS devices in this fashion was inspired by a BiCMOS ripple adder circuit found in [34]. Figure 5.27 shows the schematic for the two phase clock driver circuit. As in [35], an overlapping clock scheme is used to reduce the voltage variation at the collector of the current source transistors in the latch. The use of overlapping clocks helps reduce coupling of the sample clock to the latch input. Figure 5.28 shows the ECL to CMOS level converter. This is a standard level shifter found




Figure 5.27: Two Phase Clock Generation Circuit

in the literature, [36] and [37] for example.

Figure 5.29 shows the simulated differential input to the RF phase quantizer and the latch outputs when the latch is in transparent mode. The signals $v(inp)$ and $v(inn)$ are indicated in the quadrature network schematic in Figure 5.25. The signals $v(ip)$, $v(im)$, $v(qp)$, $v(qm)$, $v(isamp)$, $v(qsamp)$, and $v(clk)$ are indicated in the RF latch schematic in Figure 5.26. The quadrature relationship between the two outputs is clearly seen. Figure 5.30 shows the simulated operation of the RF phase quantizer over a sample clock cycle. The top trace is the clock signal. The next two traces are the differential outputs of the I and Q latches. Finally, the lower two traces are the outputs of the ECL to CMOS level shifters. Figure 5.31 shows the simulated RF phase quantizer operation over several clock cycles.




Figure 5.28: Integrated Circuit ECL to CMOS Level Converter





Figure 5.29: Integrated Circuit Quadrature Network Waveforms

**Figure 5.30:** Integrated Circuit RF Phase Quantizer Waveforms (a)




Figure 5.31: Integrated Circuit RF Phase Quantizer Waveforms (b)

5.3.2 Phase Quantizer Comments

The implemented RF phase quantizer has reasonable performance and is a straightforward design. However there is room for substantial power savings. The input amplifier and regeneration amplifier in the RF sampler, Q1–Q4 in Figure 5.26, dissipate static power. Both phases of the sampler, amplification and regeneration/latching, are wasteful of power. During the amplification phase we only require the amplifier to reach steady state just in time for the clock rising edge. Examination of the waveforms in Figure 5.30 shows that it only takes a few nanoseconds for the amplifier to settle upon entering the amplification phase. In Figure 5.30 the amplification taking place from 7 ns to 30 ns represents wasted power. In addition, the regeneration/latching phase consumes static power. It should be possible to exploit these observations and only supply current to the latch during a small portion of the clock cycle. This approach has been successfully been applied to the design of clocked BiCMOS comparators [38].

5.3.3 RF Interconnect

The interconnect in the test chip carrying the RF signals was designed to try and minimize its effect. Figure 5.32 shows a portion of the RF interconnect used in the chip. The two coplanar waveguide traces at the lower right portion of the photo carry the signal from the VCO to the divider. The transistors in the center of Figure 5.32 make up the bipolar divide by two prescaler. The pair of coplanar waveguide traces at the upper right hand side of the photo connect the prescaler output to the CMOS divider input. At issue is the loss associated with the interconnect rather than the delay.




Figure 5.32: Bipolar Prescaler and RF Interconnect Photo

The total line length is still significantly shorter than a wavelength. By using a coplanar waveguide structure, the fields are concentrated more in the gap between the metal trace and the metal ground rather than in the lossy substrate[39]. The traces are in the upper metal layer. Microstrip was not

used because the oxide thickness between the two metal layers would dictate a very narrow line width to realize 50 ohms. The narrow line in turn would have high resistive losses.

5.4 Digital Building Blocks

This section describes the main building blocks used in the digital signal processing circuitry. All of the internal digital logic runs from a low supply voltage of nominally 1.5 Volts.

5.4.1 Flip-Flops

There are two types of flip-flops used in the digital section. The fully dynamic flip-flop shown in Figure 5.33 is used in all of the signal processing circuits. A fully static version of the flip-flop,




Figure 5.33: Dynamic CMOS Flip-Flop

shown in Figure 5.34, is used for the configuration registers. The use of local clock inversion in each flip-flop simplifies the clock routing and limits the amount of skew between the two clock phases.

5.4.2 Adders

The adder cells used in the calibration circuit are shown in Figure 5.35 and Figure 5.36. The two adder cells differ in the sign of the carry in/out signals. Multi-bit adders are formed by using Figure 5.35 for the odd numbered bits and Figure 5.36 for the even numbered bits. The logic gates are minimum sized static CMOS style gates.

5.5 Reference Error Filter

In section 4.2, it was shown that the error between the RF output phase and desired output phase is approximately equal to the gain error multiplied by the reference error waveform, $\phi_{e,ref}$. The




Figure 5.34: Static CMOS Flip-Flop




Figure 5.35: Odd Stage CMOS Full Adder




Figure 5.36: Even Stage CMOS Full Adder

reference error was shown to be related to the ideal modulation waveform by the transfer function given in (5.3).

$$\Phi_{e,ref}(s) = \left(\frac{s}{KT_0} \right) \left(\frac{\tau_{p0}s + 1}{\frac{\tau_{p0}}{KT_0}s^3 + \frac{1}{KT_0}s^2 + \tau_{z0}s + 1} \right) \Omega_{mod}(s) \quad (5.3)$$

Note that the scale factor, $\left(\frac{1}{KT_0} \right)$, in front of (5.3) is not important and can be set to whatever value is convenient. The job of the reference error filter is to approximate the transfer function in (5.3). The nominal PLL loop bandwidth is around 80 kHz and the system clock frequency is 20 MHz. This suggests that implementing the complete error filter with a full 20 MHz clock rate will be somewhat wasteful of power [40]. If an infinite impulse response (IIR) filter is used, the adders will have to be fast enough to not require pipelining⁴. This would lead to an increased power supply requirement and associated power consumption increase. If a finite impulse response (FIR) filter is used, the relatively narrow⁵ transition band will lead to a large number of filter coefficients. These considerations indicate that the reference error filter should not be run at the full clock rate.

The implemented reference error filter consists of a decimation stage [41] which reduces the sample rate by a factor of 32. The decimator output then feeds an FIR approximation to the desired filter response. Figure 5.37 shows the reference filter block diagram.




Figure 5.37: Reference Error Filter Block Diagram

5.5.1 Decimator Design

The decimator used by the reference error filter is the cascaded integrator comb (CIC) type. This is also known as a Hogenauer [42] filter. Figure 5.38 shows the block diagram for a CIC decimator. In

⁴The latency associated with pipelining is not compatible with the feedback loops associated with IIR filters.

⁵Narrow relative to the sample rate.




Figure 5.38: CIC Decimator

Figure 5.38, the input sequence, x_n , is accumulated. This reduces the amplitude of high frequency signals with respect to low frequency signals. The accumulator output is subsampled at a rate of 1 output sample for every R input samples. The subsampled output is then sent to a finite differencing circuit which restores the passband frequency response. In general a CIC decimator may run the input sequence through a cascade of N accumulators before the subsampler and then follow the subsampling with a cascade of N finite difference circuits.

For a CIC decimator of order N , an input signal at frequency ω radians/second will have its power scaled by the factor in (5.4).

$$H_{CIC}(\omega) = \left[\frac{\sin\left(\frac{RM\omega}{2}\right)}{\sin\left(\frac{\omega}{2}\right)} \right]^{2N} \quad (5.4)$$

Of course frequencies above half of the output sample rate will be aliased. In this case, (5.4) gives the scale factor for the aliased signal relative to a DC input.

The integrated circuit realization of the CIC decimator uses $N = 1$, $R = 32$, and $M = 1$ for the parameters. The accumulator is pipelined using a register after every two bits. The pipelined CIC decimator is shown in Figure 5.39. The use of pipelining allows the use of a low supply voltage and




Figure 5.39: Pipelined CIC Decimator

results in reduced power consumption. We can use the fact that most (31/32) of the accumulator output samples are discarded to simplify the design of the deskewing circuit required to terminate the pipeline. To deskew the output of the pipelined accumulator, we simply sample the different accumulator output bits on different clock cycles of the master clock. The generation of the active low clock enable pulses is shown in Figure 5.40. The falling edge of the low rate clock, $CLKDEC$,

initiates the sampling of the accumulator output. The clock enable signals, CEN_{0-5} , are used to




Figure 5.40: CIC Decimator Deskew Logic

enable the registers shown in Figure 5.41. Since the outputs of the registers feed into circuitry which is clocked from the rising edge of $CLKDEC$, the different sample times do not cause any skewing of the data. By performing the deskewing in this fashion, we save using the 30 additional registers




Figure 5.41: CIC Decimator Deskew Registers

which would be required by deskewing the accumulator output in the usual way. The operation of the combined subsampling and deskewing part of the CIC decimator is illustrated in Figure 5.42.

5.5.2 Discrete Time Filter Approximation

An FIR type filter is used for the reference error filter due to the simple hardware implementation which is possible. The reference error filter output needs to match the time domain response implied by (5.3). As such, the impulse invariance method [43] was used to produce the ideal discrete time




Figure 5.42: CIC Decimator Deskew Timing

impulse response from the continuous time transfer function in (5.3). In this method, the discrete time impulse response is obtained by sampling the continuous time impulse response as illustrated by (5.5).

$$h_d[n] = T_d h_c(nT_d) \quad (5.5)$$

The ideal continuous time impulse response and the ideal truncated discrete time impulse response are shown in Figure 5.43.

5.5.3 Digital Filter Architectures

There are several options available for the hardware implementation of the FIR filter. Figure 5.44 shows a general purpose FIR filter structure. The output sequence, y_n , is the result of convolving the input sequence, x_n , with the filter impulse response, b_n .

The implementation of the multipliers in Figure 5.44 has a big influence on the power consumption and physical size of the filter. In situations like the current problem where the process can support a higher clock rate than the sample clock, the multipliers can be simply implemented as serial multipliers. A serial multiplier is shown in Figure 5.45. In Figure 5.45 the input signal, x , is loaded into a shift register. As the data is shifted out one bit at a time, the coefficient, b , is multiplied by the single bit signal. The results of the multiplications are scaled and accumulated to produce the final result. This approach requires M clock cycles to process an M -bit input signal. With this type of multiplier, the space of allowed coefficients is the set of all N -bit numbers. From a power consumption point of view, there are some disadvantages to this approach. We require a clock which runs at M times the filter sample rate. The accumulator must operate at the higher frequency which can in turn drive up the power supply voltage requirements. The other drawback is that even when the b coefficient contains a large number of zeros in it, we still perform the same amount of processing.

A second approach which requires M clock cycles to process an M -bit input signal is the distributed arithmetic [44] filter shown in Figure 5.46. The distributed arithmetic filter works on the following principle. The filter output sequence is given by the convolution sum (5.6).

$$y_n = \sum_{j=0}^N b_j x_{n-j} \quad (5.6)$$




Figure 5.43: Error Filter Ideal Impulse Response




Figure 5.44: General Purpose Direct Form FIR Filter Structure




Figure 5.45: Serial Multiplier




Figure 5.46: FIR Filter Based on Distributed Arithmetic

The sum can be expanded by explicitly representing the input samples as a binary number. In (5.7), the notation $x_{n,b}$ refers to bit b of sample n of the signal x .

$$y_n = \sum_{j=0}^N b_j \left(\sum_{k=0}^{M-1} x_{n-j, M-1-k} 2^{M-1-k} \right) \quad (5.7)$$

Now we exchange the order of the summations in (5.7) to obtain (5.8).

$$y_n = \sum_{k=0}^{M-1} \left(\sum_{j=0}^N b_j x_{n-j, M-1-k} \right) 2^{M-1-k} \quad (5.8)$$

Now note that for a given set of filter coefficients, the inside sum, $\sum_{j=0}^N b_j x_{n-j, M-1-k}$, can only take on one of 2^{N+1} possible values. These 2^{N+1} values can be stored in a RAM or ROM lookup table. This function is the purpose of the lookup table in Figure 5.46. The shift registers, accumulator, and shifter explicitly implement the outer sum in (5.8). To implement a filter of length $N + 1$ with M -bits of precision on the input samples and L -bits on the output samples we require a $2^{N+1} \times L$ RAM/ROM that operates quickly enough to support clocking the accumulator at M times the filter sample rate. In cases where the filter length causes the lookup table to become too large, the sum in (5.8) may be subdivided and the resulting partial sums may be combined later. This operation can be pipelined if required. When the required sample rate becomes too high to allow a clock running at M times the sample rate, the upper bits may be processed in parallel with the lower bits. This gives a direct tradeoff between die area and clock speed. Processing the bits in parallel can also be used to reduce power consumption [45]. For example, with the filter sample rate and supply voltage held constant, power consumption is largely unchanged when we split the circuit computation into one circuit for the MSB's and one for the LSB's⁶. Since we have doubled the circuit size, the switched capacitance doubles but the clock frequency is halved which keeps the same power. However, we can now lower the supply voltage due to the slower speed requirement and thus the power is reduced. Despite its attractive features, the distributed arithmetic filter still does not exploit the zero valued digits in the coefficients.

An alternative approach is to implement the multipliers in a fully parallel fashion. By expressing the coefficients as a sum of signed powers of two (SPT), the multipliers can be implemented using adders and without requiring a higher speed clock. For example, consider the task of multiplying by 27. We can express this as $27 = 32 - 4 - 1 = 2^5 - 2^2 - 2^0$. Figure 5.47 shows the implementation of a multiply by 27. In the literature this representation is often times referred to as "canonic signed digit" or CSD. There is a simple set of rules which the canonic signed digit representation must satisfy [46]. The rules are that the canonic representation must have the minimum number of non-zero digits and no two adjacent digits may be non-zero. For example $3 = 2^1 + 2^0$ satisfies the minimum number of non-zero digits constraint but is not the canonic form because the two non-zero digits are adjacent. The canonic representation is $3 = 2^2 - 2^0$. Since we may choose to actually implement a multiply by 3 using the first expansion we will simply refer to these multipliers as SPT rather than CSD. The signed powers of two multiplier is attractive for a couple of reasons. If the

⁶Actually, the power increases slightly since we need one additional adder to combine the two outputs.




Figure 5.47: Signed Powers of Two Multiplier

filter coefficients contain a relatively small number of non-zero terms, the resulting structure can be fairly simple. The other advantage is that the adders all operate at the filter sample rate instead of M times the sample rate as with the serial multiplier. Due to its parallel nature the signed powers of two approach tends to be somewhat more area intensive than serial approaches. For this project, however, the filter area is not too large and as such the signed powers of two implementation was used.

5.5.4 SPT Approximation

After obtaining the ideal discrete time impulse response, the coefficients must be quantized to allow implementation in digital hardware. To make effective use of the signed powers of two structure, we need to limit the number of non-zero digits in each coefficient. This leads to an interesting coefficient optimization problem. To illustrate the problem, consider the set of all 7-digit numbers that have no more than 2 non-zero digits. The value of each digit is ± 1 or 0. This leads to the quantization curve shown in Figure 5.48. As noted in [47], the error associated with quantizing a set of filter coefficients can be reduced by applying a fixed scale factor to all of the coefficients prior to quantizing. The optimal scale factor causes most of the coefficients to end up in the denser regions of the SPT space.

A modified version of the optimization algorithm given in [47] was applied to yield the final reference error filter impulse response shown in Figure 5.49. The cost function was a normalized squared error in the impulse response rather than the maximum frequency domain error cost function used in [47]. The reference error filter was implemented in the transposed form [43] shown in Figure 5.50. The transposed form avoids the problem of having to add all $N + 1$ taps in one clock cycle as in the direct form filter in Figure 5.44. The disadvantage of the transposed form is the large capacitive input load.

Examination of the SPT representation of the filter response reveals some redundancy that can be exploited to simplify the filter structure [48]. Table 5.2 lists the filter coefficients and their SPT representations. We see that h_1 , h_2 , and h_3 , all share the term $(2^1 + 2^0)$. We only need to calculate this once and the result is shared by the other two taps. Figure 5.51 shows the schematic for the implemented reference error FIR filter. Note that the minus sign associated with b_{4-7} is achieved by using a subtractor in place of the fourth adder. This eliminates the need for using several two's complementers.




Figure 5.48: 7-Digit, 2 Non-Zero Digit SPT Quantization Curve

n	h_n	<i>SPT Code</i>
0	32	2^5
1	24	$2^3 (2^1 + 2^0)$
2	12	$2^2 (2^1 + 2^0)$
3	3	$2^1 + 2^0$
4	-1	-2^0
5	-2	-2^1
6	-1	-2^0
7	-1	-2^0

Table 5.2
Reference Error Filter SPT Coefficients




Figure 5.49: Final Reference Filter Impulse Response




Figure 5.50: Transposed Form FIR Filter




Figure 5.51: Reference Error Filter Schematic

5.6 Digital Phase Locked Loop and Phase Error Measurement

Figure 5.52 shows the top level schematic for the phase error measurement circuit and digital phase locked loop. The sampled and quantized RF phase is compared to the numerically controlled oscil-




Figure 5.52: DPLL Schematic

lator (NCO) phase by the carrier phase detector (CPD) circuit. The CPD includes the track and hold functionality discussed in Chapter 4. The CPD output is the output of this block. The CPD output also drives the DPLL loop filter which controls the NCO phase to remove any static phase offset and drift.

The nominal divide value N_{nom} , which sets the NCO center frequency is added to the loop filter output. In addition, the desired frequency modulation signal is added in. Due to scaling issues which will be discussed later, the loop filter is operated at a lower clock frequency than the NCO and CPD. To support operation at the low supply voltage, pipelining is used in the higher clock rate circuits. Since N_{nom} is a static value, its bits do not require skewing before entering the pipeline. Since ω_{mod} also drives the pipelined reference error filter, the skewing circuit can be shared.

5.6.1 DPLL Loop Dynamics

For the purposes of determining the bandwidth and stability of the digital phase locked loop, we use the simplified block diagram in Figure 5.53. In the block diagram, K_D represents the phase detector gain, K_{CIC} is the DC gain of the decimator, K_P and K_I are the proportional path and integral path gain of the loop filter and K_{\uparrow} represents the gain associated with the process of upsampling the loop filter output. The delay element in the loop filter accumulator is z^{-R} rather than z^{-1} because the accumulator is clocked at a rate which is a factor of R lower than the main system clock. The delay term z^{-P} accounts for the additional delay around the loop due to the pipelining. Note that we are




Figure 5.53: Block Diagram For DPLL Analysis

ignoring the dynamics associated with the decimator. Since the loop bandwidth will be much less than the lower sample rate, this omission is justified.

The phase detector gain is unity, $K_D = 1$. The CIC decimator has also been designed for unity gain, $K_{CIC} = 1$. The loop filter output is upsampled by zero stuffing its output. This results in a gain of $K_{\uparrow} = \frac{1}{R}$. At this point, we can make two more simplifying assumptions. Since the loop bandwidth will be a small fraction of the lower sample rate, we will ignore the z^{-P} term and approximate the accumulator frequency response as (5.9).

$$\frac{z^{-1}}{1 - z^{-1}} \Big|_{z=e^{j\omega T_s}} \approx \frac{1}{j\omega T_s} \quad (5.9)$$

Under these assumptions the *DPLL* loop gain is given by (5.10).

$$L(j\omega) = \left(K_P + \frac{K_I}{j\omega R T_s} \right) \left(\frac{1}{R} \right) \left(\frac{1}{j\omega T_s} \right) \quad (5.10)$$

A simple design approach is to set $K_I = 0$ and choose R and K_P to achieve the desired crossover frequency. Next choose K_I to place the zero at or somewhat below the crossover frequency. This procedure yields the following design equations.

$$\frac{K_P}{R\omega_c T_s} = 1 \quad (5.11)$$

$$K_P \geq \frac{K_I}{\omega_c R T_s} \quad (5.12)$$

With a little bit of algebra, (5.11) and (5.12) can be rearranged to give (5.13) and (5.14).

$$K_P = \omega_c T_s R \quad (5.13)$$

$$K_I \leq K_P^2 = (\omega_c T_s R)^2 \quad (5.14)$$

The reason for the decimator will now become clear. Suppose the decimator was omitted ($R = 1$). The sample rate is 20 MHz and the desired loop bandwidth is around 1 kHz. From (5.13) and (5.14) we obtain $K_P = 2^{-11.6}$ and $K_I = 2^{-23.3}$. These very small gain terms present some implementation difficulties. To realize the proportional gain, we must have at least a few more bits than 12 (the number which will be lost) coming from the CPD. Similarly, the accumulator would need to have enough bits to obtain the desired tuning range even after discarding 24 bits. Also note that in this case, the accumulator is clocked at the full clock rate. For these reasons, the loop filter is operated at a lower clock frequency which reduces the required bit width and also the required speed of the loop filter clock components.

In the implementation of the DPLL, the ratio, R , of the master clock frequency to the loop filter clock frequency is set to be 32. Now when we apply (5.13) and (5.14) we obtain $K_P = 2^{-6.6}$ and $K_I = 2^{-13.3}$. These values are easier to implement. Also note that the accumulator now runs at $\frac{20\text{MHz}}{32} = 625\text{kHz}$ which allows the use of a low supply voltage without requiring pipelining.

5.6.2 Carrier Phase Detector with Track and Hold

The carrier phase detector accepts the samples from the RF phase quantizer and the NCO. The phase difference is computed and sent to a track and hold circuit. The incoming values from the RF phase quantizer are gray coded and must be converted to a two's complement representation. In addition, the VCO samples must be skewed before driving the pipelined subtractor. Figure 5.54 shows the schematic of the complete phase difference circuit. Figure 5.55 shows the schematic of the track and hold implementation. When the three most significant bits of the input are identical, the output register is enabled and the input is passed to the output. Otherwise the previous output is held. Figure 5.56 shows the simulated output of the track/hold circuit with a positive going phase ramp at its input. Figure 5.57 shows the track and hold output when the input phase ramp is negative going. The number of bits used by the CPD in general, and the track and hold is particular, is limited to a relatively small number. The reason for this design choice is that the track and hold circuit requires its input signal to have its bits aligned in time. This is required since the MSB's of the input are used to determine the LSB's of the output. This means that the pipeline used by the NCO and phase difference circuit must be determined at the track and hold input. The track and hold output drives a pipelined CIC decimator which means the track and hold output must be skewed prior to entering the pipeline. Since the depth of pipelining is one register per every two bits, we require around $2 \left(\frac{N}{2}\right) \left(\frac{N}{2}\right)$ registers⁷ for deskewing and skewing the data. If we use the full 10-bits associated with the NCO we will require around 40 flip-flops for this function. However, if we reduce the number of bits to 5 or 6, the number of flip-flops drops to around 10.

⁷The reason the expression is not exact is it doesn't account for the case of N being odd.




Figure 5.54: DPLL Phase Difference Circuit




Figure 5.55: Track and Hold Implementation




Figure 5.56: Track and Hold Detector Output With a Positive Ramp Input




Figure 5.57: Track and Hold Detector Output With a Negative Ramp Input

5.6.3 Upsampler

The loop filter output is upsampled to match the phase accumulator sample rate. This is accomplished by zero stuffing the loop filter output. A zero stuffing approach is used rather than a zero order hold due to the lower DC gain of the former. The skewing of the bits required for the pipelined adders and phase accumulator is easily combined with the zero stuffing circuit. Figures 5.58 and 5.59 show the schematic for the combined upsampling and skewing circuit.




Figure 5.58: Loop Filter Output Skew-Enable Pulse Generation




Figure 5.59: Loop Filter Output Skew-Gating Circuit

The circuit operates by gating the loop filter output with a series of enabling pulses. The pulses, shown in Figure 5.60, allow one nonzero sample to be read for each cycle of the low rate clock. The *MUTE* signal in Figure 5.59 allows the loop filter output to be forced to be zero. This feature is used to enable testing of the DPLL open loop response.




Figure 5.60: Loop Filter Output Skew–Timing Diagram

5.7 Gain Control Multiplier and Error Amp

The final step in the gain error detector is the multiplication of the reference error waveform and the measured phase error. It turns out that the multiplication can be performed with 1 bit of precision. Figures 5.61 and 5.62 show the simulated response of the gain error detector when 1-bit multiplication is used. Note that the scale factor is chosen to produce ± 1 unit levels at the multiplier output. The detector full scale output is somewhat less than the maximum range, but is still large enough.

For the purposes of the test chip, the gain control error amplifier was implemented off-chip. This




Figure 5.61: Gain Error Detector With One Bit Multiplication – Large Errors




Figure 5.62: Gain Error Detector With One Bit Multiplication – Medium Errors

was done to ease the testing of the gain error detector. Figure 5.63 shows the schematic of the off-chip gain control error amplifier. Resistors R2 and R3 produce a mid-supply reference for the




Figure 5.63: Off Chip Gain Control Error Amplifier

integrator. Diode CR1 and resistor R4 prevent the application of negative voltages to the input of the integrated circuit. The error amplifier output voltage is converted to a current by R5 which is connected to the input of an on-chip current mirror. The current input range is $0 \rightarrow 35\mu\text{A}$. Diode CR2 prevents the output of the opamp from swinging below its normal minimum output during acquisition⁸. The acquisition time is greatly reduced by not having to wait for the integrator output to swing from the negative rail up to somewhere in its normal operating range.

5.8 1.8 GHz VCO

Figure 5.64 shows the schematic of the integrated circuit voltage controlled oscillator. The inductors are bondwire inductors featuring a quality factor around 12 at 1.8 GHz. Further details on the inductors were given in section 5.2.2. The varactors were discussed in section 5.2.1. The VCO design is heavily based on the bipolar VCO presented in [33]. The layout had to be redone as the bipolar transistor structure had a different layout. In addition, the poly-n+ capacitors used in [33] were replaced with poly-poly capacitors.

5.9 Main Synthesizer

The main modulated Σ - Δ synthesizer is heavily based on the CMOS integrated circuit presented by [24]. That design, which included a 900 MHz input multimodulus divider, phase/frequency detector, loop filter and Σ - Δ modulator, was incorporated into the BiCMOS integrated circuit design and layout. Only minor changes to account for technology differences were made.

⁸A condition known as integrator windup [49].




Figure 5.65: Second Order MASH Converter

results are

$$\begin{aligned}
 Y(z) &= M_1(z) + (1 - z^{-1})M_2(z) \\
 &= X(z) - (1 - z^{-1})E_1(z) + (1 - z^{-1})(E_1(z) - (1 - z^{-1})E_2(z)) \\
 &= X(z) - (1 - z^{-1})^2 E_2(z).
 \end{aligned} \tag{5.18}$$

From (5.18) we see that the quantization noise experiences a second order noise transfer function. If desired, further noise shaping may be achieved by including additional stages. For the application at hand, however, a second order modulator is sufficient.

5.11 Summary

This chapter has presented two implementations of the new automatic calibration system. The first implementation is a board level implementation using a field programmable gate array to implement all digital functions and discrete transistors and opamps for the analog functions. The second implementation is a full custom BiCMOS integrated circuit. This implementation was discussed in detail. The integrated circuit features 1.8 GHz output center frequency and has the VCO, Σ - Δ synthesizer and automatic calibration circuit on the same die.

Chapter 6

Experimental Results

This chapter presents the measured performance of the automatically calibrated synthesizer. The low frequency discrete prototype was tested using 2 level GFSK at a data rate of 78.125 kbps. Correct operation of the high frequency integrated circuit version was verified using both 2 level and 4 level GFSK modulation. When using 4 level GFSK, a data rate of 5 Mbps is achieved. The inclusion of the coarse digital calibration algorithm discussed in section 4.7 allows the calibration circuit to converge from a wide initial error range. The tested range corresponds to approximately a two to one variation in PLL forward path gain.

6.1 Discrete Prototype Results

This section presents the main results from the discrete prototype of the automatically calibrated Σ - Δ synthesizer.

6.1.1 Discrete Prototype GFSK/GMSK Eye Pattern and Spectrum

To test modulator performance, a Hewlett Packard 89440A Vector Signal Analyzer was used to demodulate the RF output of the test system. Figure 6.1 shows the demodulated eye pattern with the automatic calibration circuit disabled. The coarse calibration DAC is set to produce a forward path gain in the PLL which is too low. The resulting intersymbol interference (ISI) can be seen. Figure 6.2 shows the RF output spectrum that results from the eye pattern in Figure 6.1. The narrow spectrum is indicative of the modulation index being too low. When the coarse gain control DAC is set to produce a forward path gain in the PLL which is too high, the eye pattern in Figure 6.3 and corresponding spectrum in 6.4 result. As in the low gain case, ISI is visible in the eye pattern. In the high gain case, the spectrum is wider and has a flatter top which is indicative of the modulation index being too high.

Figure 6.5 shows the measured eye pattern when the automatic calibration circuit is enabled. With automatic calibration enabled, the eye pattern remains unchanged when the coarse gain control DAC is varied. Figure 6.6 shows the measured automatically calibrated RF output spectrum.




Figure 6.1: Demodulated 78.125 kbps Eye Pattern – Gain Too Low




Figure 6.2: Measured 78.125 kbps RF Spectrum – Gain Too Low




Figure 6.3: Demodulated 78.128 kbps Eye Pattern – Gain Too High




Figure 6.4: Measured 78.125 kbps RF Spectrum – Gain Too High




Figure 6.5: Demodulated 78.125 kbps Eye Pattern – Autocal Enabled




Figure 6.6: Measured 78.125 kbps RF Spectrum – Autocal Enabled

6.1.2 Discrete Prototype RF Phase Quantizer

To verify correct operation of the phase quantizer the modulation was turned off in the main synthesizer. The 2-bit samples from the phase quantizer were sent to a discrete 2-bit DAC and observed with an oscilloscope. Figure 6.7 shows the phase quantizer output when the fractional frequency of the main synthesizer is set to -10.9875 kHz. The frequency of the RF phase quantizer output is




Figure 6.7: Measured Discrete Prototype Phase Quantizer Output

around 11 kHz as anticipated. Figure 6.8 shows the same signal with the fractional frequency set to $+10.9875$ kHz. As expected, the frequency is the same, but the direction of the phase ramp has




Figure 6.8: Measured Discrete Prototype Phase Quantizer Output

changed sign.

6.2 Integrated Circuit Test Environment

This section describes some of the features of the integrated circuit and the test board which were included to enhance the testability of the chip. The integrated circuit provides access to several of the key signals in the calibration system. Figure 6.9 shows a block diagram of the chip which includes these signals. Not shown in Figure 6.9 is a serial input configuration register that is used




Figure 6.9: Integrated Circuit Block Diagram – Testability Features

to program the center frequency and control the various test multiplexers. The test mux, $U2$, can be programmed to bring one of five key digital signals off the chip. In addition, $U1$, can be used to select an off chip source for the RF phase quantizer samples. The flexibility in providing stimulus and observing internal signals allows the digital phase locked loop to be tested independently from the rest of the chip. Under control of the serial configuration registers the DPLL loop filter output can be forced to zero to be able to examine the DPLL open loop response. The other digital signals which are brought off chip for test purposes are the RF phase quantizer output, the two one bit inputs to the gain error detector multiplier, the multiplier output and the multimodulus divider output. In terms of analog signals, the main synthesizer loop filter is connected to the VCO externally. The external connection allows direct observation of the transmit eye pattern. Also the VCO input may be manually swept to measure the VCO tuning curve.

Figure 6.10 shows a simplified block diagram for the test board. The test board includes a




Figure 6.10: Test Board Block Diagram

variety of options for providing inputs to the chip as well as processing some of the test outputs. All of the digital inputs and outputs on the synthesizer chip are routed to a field programmable gate array (FPGA). The FPGA can be programmed to configure the system in many different ways. The various digital inputs to the synthesizer chip may be generated directly by the FPGA, read from the A/D converter (allowing the use of a signal generator as an input source), or read from RAM. An 8-bit D/A converter is used to convert the synthesizer test multiplexer output to analog form so waveforms may be easily displayed on an oscilloscope. A pair of 2-bit D/A converters are available to display the sampled and quantized RF output phase along with a reference version generated by the FPGA. Several line drivers and receivers are available to provide or accept various clock, data and trigger signals.

The operation of the test board is controlled by a computer which communicates with the board via a RS-232 serial interface. An on-board microcontroller implements the asynchronous serial interface and provides a simple command line interface for accessing the serial peripheral interface (SPI) which communicates with the FPGA and synthesizer chip. A program on the host computer provides the user interface and generates the lower level commands which are sent to the test board. Figure 6.11 contains a photograph of the synthesizer chip test board. The modulated synthesizer




Figure 6.11: Photo of Synthesizer Chip Test Board

integrated circuit is marked in the photo as U1.

6.3 Automatic Calibration Results

6.3.1 GFSK/GMSK Eye Pattern and Spectrum

To test modulator performance, a Hewlett Packard 89440A Vector Signal Analyzer was used to demodulate the RF output of the test system. Figure 6.12 shows the demodulated eye pattern with the automatic calibration circuit disabled. The coarse calibration DAC is set to produce a forward path gain in the PLL which is too low. The resulting intersymbol interference (ISI) can be seen. Figure 6.13 shows the RF output spectrum that results from the eye pattern in Figure 6.12. The




Figure 6.12: Demodulated 2.5 Mbps Eye Pattern – Gain Too Low

narrow spectrum is indicative of the modulation index being too low. When the coarse gain control




Figure 6.13: Measured 2.5 Mbps RF Spectrum – Gain Too Low

DAC is set to produce a forward path gain in the PLL which is too high, the eye pattern in Figure 6.14 and corresponding spectrum in 6.15 result. As in the low gain case, ISI is visible in the eye pattern. In the high gain case, the spectrum is wider and has a flatter top which is indicative of the modulation index being too high.

Figure 6.16 shows the measured eye pattern when the automatic calibration circuit is enabled. With automatic calibration enabled, the eye pattern remains unchanged when the coarse gain control




Figure 6.14: Demodulated 2.5 Mbps Eye Pattern – Gain Too High




Figure 6.15: Measured 2.5 Mbps RF Spectrum – Gain Too High

DAC is varied. Figure 6.17 shows the measured automatically calibrated RF output spectrum.




Figure 6.16: Demodulated 2.5 Mbps Eye Pattern – Autocal Enabled




Figure 6.17: Measured 2.5 Mbps RF Spectrum – Autocal Enabled

6.3.2 4 Level GFSK Eye Pattern and Spectrum

The presented calibration technique is not tied to 2 level modulation types. To verify correct operation with a higher order modulation type, the transmit waveform was programmed to be a 4 level GFSK type. Figure 6.18 shows the demodulated 4-GFSK eye pattern when the gain is too low. A large amount of ISI is present. The demodulated eye pattern in Figure 6.19 results when the gain is too high. Again a large amount of ISI is present. When the automatic calibration circuit is enabled, the eye pattern in Figure 6.20 is obtained regardless of the initial gain setting.

6.3.3 Calibration Dynamics

The disturbances which the automatic calibration circuit must track are thermal variations. Correspondingly, the loop bandwidth of the calibration circuit is set to be just over 1 Hz. Figure 6.21 and Figure 6.22 show the response of the automatic calibration circuit to a step change in the setting of the coarse calibration DAC.




Figure 6.18: Demodulated 4-GFSK Eye Pattern – Gain Too Low




Figure 6.19: Demodulated 4-GFSK Eye Pattern – Gain Too High




Figure 6.20: Demodulated 4-GFSK Eye Pattern – Autocal Enabled




Figure 6.21: Automatic Calibration Step Response – Positive Step (100 ms/div)




Figure 6.22: Automatic Calibration Step Response – Negative Step (100 ms/div)

<i>Circuit</i>	<i>Nominal Supply Voltage</i>	<i>Current</i>	<i>Power</i>
RF Phase Quantizer	3.3 V	3.98 mA	13.2 mW
DPLL	3.0 V	0.558 mA	1.67 mW
Reference Error Filter (includes pipeline skew shared by DPLL)	3.0 V	0.490 mA	1.46 mW
VCO	2.87 V	3.54 mA	10.2 mW
Bipolar Prescaler	3.22 V	4.11 mA	13.2 mW
CMOS Divider	3.5 V	9.48 mA	32.3 mW
Σ - Δ Modulator	3.0 V	0.586 mA	1.75 mW
Loop Filter	3.29 V	0.674 mA	2.22 mW
Misc.			2.13 mW
Total			78.0 mW

Table 6.1
Measured Power Consumption

6.4 Power Consumption

Table 6.1 lists the measured power consumption for the test chip. Although the DPLL, reference error filter, and Σ - Δ modulator were designed to operate at 1.5 Volts, they were measured at 3.0 Volts due to a bug in some level conversion circuitry. However, these sections of the chip represent a small portion of the total power. Operation of these 3 blocks at 1.5 Volts was verified, but not used for testing of the complete chip due to the aforementioned level conversion mistake. Separate supply pins were used for the individual circuit blocks to allow individual power consumption measurements. In practice, a smaller number of supply voltages would be used. Due to a biasing error the VCO and prescaler were not run at the desired 3.0 Volts supply. Figure 6.23 shows the relative power consumption of the various circuits in the synthesizer chip.

6.5 VCO performance

This section presents the measured performance of the voltage controlled oscillator. Figure 6.24 shows the measured VCO output frequency as a function of the control voltage. Figure 6.25 shows the associated VCO gain. The VCO gain was measured at several DC operating points in a closed loop configuration. To make the measurement, a high resolution voltmeter was used to measure the tuning voltage. The synthesizer output was then reprogrammed using a small step size and the resulting change in tuning voltage measured.

The phase noise of the VCO was measured under several conditions. These measurements are intended to characterize both the VCO performance and any degradation due to coupling of noise from the digital circuitry. In all cases, the VCO tuning voltage was set with a low noise




Figure 6.23: Breakdown of Power Consumption





Figure 6.24: Measured VCO Tuning Curve

**Figure 6.25:** Measured VCO gain

<i>Offset Frequency</i>	<i>Phase Noise</i>
10 kHz	-72 dBc/Hz
100 kHz	-92 dBc/Hz
1 MHz	-112 dBc/Hz

Table 6.2
Measured VCO Phase Noise

source. Figure 6.26 shows the measured VCO phase noise with and without all of the digital circuits disabled. The difference in the measured phase noise level between the two cases is within the measurement accuracy of the instrument. From this plot we conclude that the phase noise within 10 MHz of the carrier is unaffected by the presence of the digital circuits on the chip and on the test board. Table 6.2 summarizes the phase noise performance of the VCO.

Figure 6.27 shows the measured RF output spectrum with the digital portion of the chip disabled. Figure 6.28 shows the output spectrum with a wider span under the same conditions as in Figure 6.27.

When the digital circuitry is enabled, a few spurious outputs are observed. To assist in isolating the origin of the spurious outputs, the connection from loop filter output to VCO control input was broken. A low noise voltage source was used to tune the VCO. Figure 6.29 shows the measured RF output spectrum under these conditions. Figure 6.30 shows the measured output spectrum with a wider span under the same test conditions as in Figure 6.29. The source of the spurious output at $\pm n * 20$ MHz offsets from the carrier was determined to be the RF phase quantizer. This determination was made by observing that with all of the digital circuits enabled, the spurious outputs could be eliminated by turning off the bias current to the RF latches. The latch in the RF phase quantizer




Figure 6.26: Measured Phase Noise – With and Without Digital Circuits Enabled




Figure 6.27: Measured VCO Output Spectrum–Digital Circuits Disabled




Figure 6.28: Measured VCO Output Spectrum–Digital Circuits Disabled




Figure 6.29: Measured VCO Output Spectrum–Digital Circuits Enabled




Figure 6.30: Measured VCO Output Spectrum—Digital Circuits Enabled

(refer to the schematic in Figure 5.26) presents a different input impedance in its transparent state than in its latched state. Since the circuitry in between the oscillator resonator and the latch input, a cascade of two emitter followers and the quadrature network, does not have perfect reverse isolation, the resonator impedance is disturbed by the latch turning on and off. To estimate the amount of frequency change that results, consider the natural frequency of a L–C resonator when the capacitance is disturbed by an amount Δ_C . The undisturbed natural frequency is

$$f_0 = \frac{1}{2\pi\sqrt{LC}}. \quad (6.1)$$

When the capacitance is changed by Δ_C the new frequency is

$$f_1 = \frac{1}{2\pi\sqrt{L(C + \Delta_C)}} = \frac{1}{2\pi\sqrt{LC}\sqrt{1 + \frac{\Delta_C}{C}}} = f_0 \frac{1}{\sqrt{1 + \frac{\Delta_C}{C}}}. \quad (6.2)$$

The total frequency shift is

$$\Delta_f = f_1 - f_0 = \frac{1}{2\pi\sqrt{LC}} \left(\frac{1}{\sqrt{1 + \frac{\Delta_C}{C}}} - 1 \right) = f_0 \left(\frac{1}{\sqrt{1 + \frac{\Delta_C}{C}}} - 1 \right). \quad (6.3)$$

Assuming that the fractional change in capacitance is very small, $\frac{\Delta_C}{C} \ll 1$, we can expand (6.3) in a first order Taylor series to obtain

$$\Delta_f \approx -\frac{1}{2}f_0 \frac{\Delta_C}{C}. \quad (6.4)$$

Since the spurious frequency modulation of the VCO is small, we can calculate the sideband level under the narrowband FM approximation. Defining the phase modulation index [51], m_θ as the ratio

of peak frequency deviation to modulating frequency and recalling that the fundamental frequency component of a square wave is $\frac{4}{\pi}$ times the square wave amplitude, we obtain

$$m_{\theta} = \frac{\frac{4}{\pi} \frac{|\Delta f|}{2}}{f_{ref}} = \frac{2}{\pi} \frac{|\Delta f|}{f_{ref}}. \quad (6.5)$$

The sideband level relative to the carrier will be $20 \log_{10} \left(\frac{m_{\theta}}{2} \right)$. Substitution of (6.4) into (6.5) gives

$$m_{\theta} = \frac{1}{\pi} \frac{f_0}{f_{ref}} \frac{\Delta C}{C}. \quad (6.6)$$

The final sideband level is

$$Spur_{FM} \approx 20 \log_{10} \left(\left(\frac{f_0}{2\pi f_{ref}} \right) \left(\frac{\Delta C}{C} \right) \right). \quad (6.7)$$

To evaluate (6.7), the equivalent parallel capacitance in the resonator was simulated with the latches in the transparent state and in the latched state and the change in capacitance computed. The simulation was repeated with slow, nominal, and fast process corner models. Figure 6.31 shows the results of this simulation along with the sideband level predicted by (6.7). In the sideband level plot, the sideband level for a given value of the frequency axis is the sideband level which would result if the resonator inductor was chosen to produce that particular center frequency. The simulated FM sideband level plot in Figure 6.31 suggests that the observed spurious output level is consistent with pulling of the VCO by the RF phase quantizer. Some possible solutions to this problem are the use of dummy latches which are driven out of phase with the primary latches to maintain constant impedance and the use of buffer stages with better reverse isolation. The latter is likely to be preferred on a power consumption basis.

The astute reader will note that the measured spurious sidebands in Figure 6.29 do not have identical amplitudes. This asymmetry indicates that the sidebands are due to both amplitude and frequency modulation. A transient simulation of the oscillator produced an amplitude variation level corresponding to an AM sideband of approximately -65 to -70 dBc. This is close to the level which would be required to produce the amount of asymmetry which was observed. Due to the long simulation time for transient solutions where the desired tolerance is consistent with resolving -70 dB variations, only a few data points were gathered. In addition, simulations of oscillator amplitudes are typically not all that accurate due to modeling errors. The conclusion is that the impedance variation of the RF latches is probably also responsible for the AM sideband generation as well as the FM sideband generation.

6.6 RF Phase Quantizer

The parameters of interest related to the RF phase quantizer are linearity and noise. The linearity of the phase quantizer is set by a combination of factors. The primary sources of nonlinearity are errors in the quadrature network and input offset of the latches. These two nonidealities both modify the phase where the output code transitions. In section 5.1.5 it was shown that the calibration circuit is relatively insensitive to nonlinearities in the phase quantizer.




Figure 6.31: Simulated Pulling of VCO by the RF Phase Quantizer

To verify correct operation of the phase quantizer and also of the DPLL, the modulation was turned off in the main synthesizer. The on chip test multiplexer was used to bring the numerically controlled oscillator (NCO) phase off chip. In addition, the 2-bit samples from the phase quantizer are available off chip. These two signals were sent to a pair of DAC's and observed with an oscilloscope. Figure 6.32 shows the phase quantizer output (lower trace) and the NCO phase (upper trace) when the fractional frequency of the main synthesizer is set to -1.0839844 MHz. The two signals




Figure 6.32: Measured Phase Quantizer Output and Phase Locked NCO Output

are indeed phase locked to each other and the frequency is 1.08 MHz as anticipated. Figure 6.33 shows the same waveforms with the fractional frequency set to $+1.0839844$ MHz. As expected, the




Figure 6.33: Measured Phase Quantizer Output and Phase Locked NCO Output

frequency is the same, but the direction of the phase ramps has changed sign.

Figure 6.34 shows a noise model for the synthesizer and RF phase quantizer. The primary sources of noise are: noise in the charge pump current source, VCO noise, quantization noise from the Σ - Δ modulator, and quantization noise from the RF phase quantizer. Figure 6.35 shows the relative contributions to the noise at the phase quantizer output from each of the sources shown in Figure 6.34. There are two distinct regions of operation. Inside the synthesizer loop bandwidth,




Figure 6.34: System for Calculating RF Phase Quantizer Output Noise

the noise is dominated by the charge pump current source noise¹. Outside the synthesizer loop bandwidth, the noise drops until it hits the noise floor imposed by the phase quantizer. Figure 6.36




Figure 6.35: Calculated RF Phase Quantizer Output Noise

shows the measured phase quantizer output noise along with the noise predicted by the model in Figure 6.34. Good agreement is observed which indicates that additional noise sources, such as clock jitter in the phase quantizer sample clock, do not limit the noise performance of the phase quantizer.

6.7 Summary

This chapter has presented the main experimental results from the fabricated integrated circuit. The full custom test chip includes the Σ - Δ modulator, multimodulus divider, VCO, loop filter and automatic calibration circuit.

¹This noise is simply the thermal and $\frac{1}{f}$ noise of the devices used in the current source.




Figure 6.36: Measured RF Phase Quantizer Output Noise

<i>Specification</i>	<i>Value</i>
Data Rate	2.5 Mbps using 2 level GFSK 5.0 Mbps using 4 level GFSK
Output Frequency Range	1.705 GHz to 1.765 GHz
Power Consumption	78 mW
Die Area	4.7 mm ²
MOS Transistors	14982
Bipolar Transistors	49
Resistors	171
Capacitors	30
Varactor Diodes	3
Bondwire Inductors	2

Table 6.3
Summary of Test Chip Results

Chapter 7

Summary and Conclusions

A new method for the automatic calibration of modulated frequency synthesizers has been developed and presented. The calibration technique operates while the modulator is in service and thus requires no down time for recalibration. Although initially developed for 2 level GFSK, the calibration technique is not specific to this modulation type and it has been experimentally shown to work with 4 level GFSK.

The calibration system was implemented in two forms. The first realization of the system was a board level design. The output center frequency is around 60 MHz with a data rate of 78.125 kbps¹. The VCO is a discrete transistor design. All digital functions including the RF frequency divider were implemented in a single field programmable gate array (FPGA). The purpose of this implementation was to allow flexibility in the design, the ability to try different approaches, and provide some experimental verification of the simulation results. The second realization was in the form of a full custom BiCMOS integrated circuit. In the integrated circuit implementation, the RF output frequency is around 1.8 GHz and the data rate is 2.5 Mbps for 2 level GFSK and 5.0 Mbps for 4 level GFSK. The integrated circuit includes the calibration circuit and the complete Σ - Δ modulated synthesizer.

The availability of the new calibration architecture allows the Σ - Δ modulated synthesizer to be a viable option for high speed, low power, modulation. By eliminating the need for a factory calibration, the potential manufacturing costs are reduced. In addition, the performance over temperature variations is enhanced because the calibration circuit is able to compensate.

7.1 Recommendations for Future Work

Several refinements of the technique presented here are possible. In systems which need to operate in a burst mode where the transmitter is turned on quickly followed by a short burst and then shut off, there may not be time for the calibration circuit to acquire and settle. In this type of system it may be advantageous to implement the gain control error amplifier digitally. It should be possible to periodically run the calibration circuit and then store the resulting setting. When a short burst

¹Using 2 level GFSK. Although not tested on this version of the modulator, twice the data rate should be achievable using 4 level GFSK

of modulation is desired, the stored calibration setting is used instead of waiting for the calibration circuit to settle. This approach would provide a tradeoff between calibration accuracy and the time required to bring the modulator online from a standby or sleep mode.

An interesting circuit design problem would be the redesign of the RF phase quantizer circuit for lower power operation. The current design uses a fairly standard bipolar latch which draws static current. However, during most of the time, this current is wasted. In addition, the ECL to CMOS level converter draws static current. Certainly it should be possible to redesign the level converter based around a dynamic sense amplifier and reduce its power consumption to a negligible level. It should also be possible to design the bipolar latch in a way where the static current is shut off for most of the cycle. A power savings of 80 percent should be readily achievable given some time in the design effort.

As identified by [24], the power consumption of the CMOS multimodulus divider is quite large. A redesign of the divider was not a focus of this research and thus remains an open issue. Some preliminary work on a modified design suggests that the power consumption could be reduced by 60 to 80% through the use of CMOS style circuit design techniques in the lower frequency stages of the divider rather than the pseudo-NMOS design which is currently used.

References

- [1] Thomas A. D. Riley and Miles A. Copeland, "A simplified continuous phase modulator technique," *IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing*, vol. 41, no. 5, pp. 321–328, May 1994.
- [2] Michael H. Perrott, Theodore L. Tewksbury III, and Charles G. Sodini, "A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation," *IEEE Journal of Solid-State Circuits*, vol. 32, no. 12, pp. 2048–2060, December 1997.
- [3] Thomas H. Lee, *The Design of CMOS Radio Frequency Integrated Circuits*. Cambridge, UK: Cambridge University Press, 1998.
- [4] Wayne Struble, Finbarr McGrath, Kevin Harrington, and Pierce Nagle, "Understanding linearity in wireless communication amplifiers," *IEEE Journal of Solid-State Circuits*, vol. 32, no. 9, pp. 1310–1318, September 1997.
- [5] Hitoshi Hayashi, Masashi Nakatsugawa, and Masahiro Muraguchi, "Quasi-linear amplification using self phase distortion compensation technique," *IEEE Transactions on Microwave Theory and Techniques*, vol. 43, no. 11, pp. 2557–2564, November 1995.
- [6] Hiroshi Yamada, Shiro Ohara, Taisuke Iwai, Yasuhiro Yamaguchi, Kenji Imanishi, and Kazukiyo Joshin, "Self-linearizing technique for L-band HBT power amplifier: Effect of source impedance on phase distortion," *IEEE Transactions on Microwave Theory and Techniques*, vol. 44, no. 12, pp. 2398–2401, December 1996.
- [7] Theodore S. Rappaport, *Wireless Communications: Principles and Practice*. Upper Saddle River, New Jersey: Prentice Hall PTR, 1996.
- [8] Edward A. Lee and David G. Messerschmitt, *Digital Communication*. Norwell, MA: Kluwer Academic Publishers, 1999.
- [9] L. E. Franks, *Signal Theory*. Stroudsburg, Pennsylvania: Dowden and Culver, 1981.
- [10] Umberto Mengali and Aldo N. D'Andrea, *Synchronization Techniques for Digital Receivers*. New York, New York: Plenum, 1997.
- [11] Kazuaki Murota and Kenkichi Hirade, "GMSK modulation for digital mobile radio telephony," *IEEE Transactions on Communications*, vol. COM-29, no. 7, pp. 1044–1049, July 1981.

- [12] J. Klapper, "Demodulator threshold performance and error rates in angle-modulated digital signals," *RCA Review*, vol. 27, no. 2, pp. 226–244, June 1966.
- [13] Martin LaCon, "Designing a DECT telephone tests your receiver knowledge," *EDN*, pp. 149–158, October 12, 1995.
- [14] Bernard Sklar, *Digital Communications: Fundamentals and Applications*. Englewood Cliffs, New Jersey: Prentice Hall, 1988.
- [15] European Telecommunications Standards Institute (ETSI), "Digital enhanced cordless telecommunications (DECT); common interface (CI); part2: Physical layer (PHL)," *ETSI EN 300 175-2 V1.4.2*, 1999.
- [16] Philips Semiconductor, "SA900 I/Q transmit modulator data sheet," *RF/Wireless Communications Data Handbook*, 1995.
- [17] RF Micro-Devices, "RF2422 direct quadrature modulator data sheet," *1997 Designer's Handbook*, 1997.
- [18] Siemens AG, "PMB 2202 mixer DC–2.5 GHz and vector modulator 1.4–2.5 GHz data sheet," 1995.
- [19] Caesar S. Wong, "A 3V GSM baseband transmitter," *1998 Symposium on VLSI Circuits Digest of Technical Papers*, pp. 120–123, 1998.
- [20] Alfredo Linz and Alan Hendrickson, "Efficient implementation of an I–Q GMSK modulator," *IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing*, vol. 43, no. 1, pp. 14–23, January 1996.
- [21] A. E. Jones, T. A. H. Wilkinson, and J. G. Gardiner, "Effects of modulator deficiencies and amplifier nonlinearities on the phase accuracy of GMSK signalling," *IEEE Proceedings*, vol. 140, no. 2, pp. 157–162, April 1993.
- [22] National Semiconductor, "LMX3161 single chip radio transceiver data sheet," 1996.
- [23] Brian Miller and Robert J. Conley, "A multiple modulator fractional divider," *IEEE Transactions on Instrumentation and Measurement*, vol. 40, no. 3, pp. 578–583, June 1991.
- [24] Michael H. Perrott, *Techniques for High Data Rate Modulation and Low Power Operation of Fractional-N Frequency Synthesizers*. PhD thesis, Massachusetts Institute of Technology, September 1997.
- [25] Hikmet Sari and Said Moridi, "New phase and frequency detectors for carrier recovery in PSK and QAM systems," *IEEE Transactions on Communications*, vol. 36, no. 9, pp. 1035–1043, September 1988.
- [26] Robbert Van Der Wal and Leo Montreuil, "QPSK and BPSK demodulator chip-set for satellite applications," *IEEE Transactions on Consumer Electronics*, vol. 41, no. 1, pp. 30–41, February 1995.

- [27] Floyd Martin Gardner, *Phaselock Techniques*. New York, New York: John Wiley and Sons, 1979.
- [28] Anatol I. Zverev, *Handbook of Filter Synthesis*. New York: John Wiley and Sons, 1967.
- [29] S. B. Cohn, "Direct-coupled-resonator filters," *Proceedings of the IRE*, vol. 45, pp. 187–196, February 1957.
- [30] George L. Matthaei, Leo Young, and E. M. T. Jones, *Microwave Filters, Impedance-Matching Networks, and Coupling Structures*. New York, New York: McGraw–Hill Book Company, Inc., 1964.
- [31] Shoji Otaka, Takafumi Yamaji, Ryuichi Fujimoto, Chikau Takahashi, and Hiroshi Tanimoto, "A low local input 1.9 GHz Si-bipolar quadrature modulator with no adjustment," *IEEE Journal of Solid-State Circuits*, vol. 31, no. 1, pp. 30–37, January 1996.
- [32] C. Vaucher and D. Kasperkovitz, "A wide-band tuning system for fully integrated satellite receivers," *IEEE Journal of Solid-State Circuits*, vol. 33, no. 7, pp. 987–997, July 1998.
- [33] D. Hitko, T. Tewksbury, and C. Sodini, "A 1 V, 5 mW, 1.8 GHz, balanced voltage-controlled oscillator with an integrated resonator," *International Symposium on Low Power Electronics and Design Proceedings*, pp. 46–51, August 1997.
- [34] Wolfgang Heimsch, Birgit Hoffmann, Roland Krebs, Ernst G. Müllner, Bruno Pfäffel, and Klaus Ziemann, "Merged CMOS/bipolar current switch logic (MCSL)," *IEEE Journal of Solid-State Circuits*, vol. 24, no. 5, pp. 1307–1311, 1989.
- [35] Hooman Reyhani and Philip Quinlan, "A 5 V, 6-b, 80 Ms/s BiCMOS flash ADC," *IEEE Journal of Solid-State Circuits*, vol. 29, no. 8, pp. 873–878, 1994.
- [36] Muhammad S. Elrabaa and Mohamed I. Elmasary, "Design and optimization of buffer chains and logic circuits in a BiCMOS environment," *IEEE Journal of Solid-State Circuits*, vol. 27, no. 5, pp. 792–801, 1992.
- [37] S. H. K. Embabi, A. Bellaouar, and M. I. Elmasary, "Analysis and optimization of BiCMOS digital circuit structures," *IEEE Journal of Solid-State Circuits*, vol. 26, no. 4, pp. 676–679, 1991.
- [38] Peter J. Lim and Bruce A. Wooley, "An 8-bit 200-MHz BiCMOS comparator," *IEEE Journal of Solid-State Circuits*, vol. 25, no. 1, pp. 192–199, February 1990.
- [39] Bendik Kleveland, Thomas H. Lee, and S. Simon Wong, "50-GHz interconnect design in standard silicon technology," in *IEEE MTT-S International Microwave Symposium Digest*, June 1998.
- [40] Bernard Sklar and Fred Harris, "Advanced communications systems using digital signal processing." UCLA Course Notes, Engineering 881.123, July 1995.

- [41] Ronald E. Crochiere and Lawrence R. Rabiner, *Multirate Digital Signal Processing*. Englewood Cliffs, New Jersey: Prentice Hall, 1983.
- [42] Eugene B. Hogenauer, "An economical class of digital filters for decimation and interpolation," *IEEE Transactions on Acoustics, Speech, and Signal Processing*, vol. ASSP-29, no. 2, pp. 155–162, April 1981.
- [43] Alan Oppenheim and Ronald Schaffer, *Discrete-Time Signal Processing*. Englewood Cliffs, New Jersey: Prentice Hall, 1989.
- [44] Chris Dick and Fred Harris, "FPGA DSPs—the platform for NG wireless communications," *RF Design*, pp. 56–66, October 2000.
- [45] Anantha P. Chandrakasan, Samuel Sheng, and Robert W. Brodersen, "Low-power CMOS digital design," *IEEE Journal of Solid-State Circuits*, vol. 27, no. 4, pp. 473–484, April 1992.
- [46] Kai Hwang, *Computer Arithmetic – Principles, Architecture, and Design*. New York, New York: John Wiley and Sons, 1979.
- [47] Henry Samueli, "An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients," *IEEE Transactions on Circuits and Systems*, vol. 36, no. 7, pp. 1044–1047, July 1989.
- [48] Richard I. Hartley, "Subexpression sharing in filters using canonic signed digit multipliers," *IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing*, vol. 43, no. 10, pp. 677–688, 1996.
- [49] John Van de Vegte, *Feedback Control Systems*. Englewood Cliffs, NJ: Prentice Hall, 1990.
- [50] Kuniharu Uchimura, Toshio Hayashi, Tadakatsu Kimura, and Atsushi Iwata, "Oversampling A-to-D and D-to-A converters with multistage noise shaping modulators," *IEEE Transactions on Acoustics, Speech, and Signal Processing*, vol. ASSP-36, pp. 1899–1905, December 1988.
- [51] Frederick Emmons Terman, *Electronic and Radio Engineering*. New York: McGraw-Hill Book Company, 1955.
- [52] Motorola Inc., "AN991: Using the serial peripheral interface to communicate between multiple microcomputers," *8-bit MCU Applications Manual*, pp. 365–384, 1996.

Appendix A

Datasheet

This appendix provides an abbreviated data sheet for the modulator integrated circuit. The purpose is to provide enough information so that someone could apply the IC. It is not, however, a detailed data sheet with many specifications.

A.1 Pin Description

<i>Pin</i>	<i>Name</i>	<i>Description</i>
1	CLK_LOAD	Synthesizer SPI configuration enable input.
2	IN	Synthesizer SPI configuration data input.
3	VDD_DHI_SIN	Synthesizer SPI configuration I/O supply. Nominally 3.3 Volts.
4	GCOUT	Gain control error output. The error output is updated at a 20 MHz rate and swings between 0 and VDD_DHI_SIN Volts. When the gain error is zero, GCOUT has an average value of $\frac{VDD_DHI_SIN}{2}$. This pin drives the external error amplifier.
5	VDD_AHI	Synthesizer loop filter and charge pump supply. Nominally 3.3 Volts.
6	ICAL_IN	Calibration current input. Input range is 0 to 35 μ A. The input voltage will be around 1.5 Volts.
7	IBIAS	Loop filter and charge pump bias input. Nominally 56 μ A. The input voltage will be around 1.5 Volts.
8	VAR_REF	CMOS loop filter reference voltage. Should be

continued on next page

continued from previous page

Pin	Name	Description
		driven to $\frac{VDD_AHI}{2}$ Volts with a low impedance and low noise source. This pin draws negligible current.
9	OPOUT	Synthesizer loop filter output. Should be connected to pin 22. The transmit eye pattern may be monitored at this pin.
10	VDD_AHI	See pin 5.
11	VCCL	Bipolar divide by two prescaler supply. Nominally 3.3 Volts.
12	GND	Ground.
13	RFP	RF output (+). Should be terminated in 50 Ω . The termination should not draw DC current.
14	GND	Ground.
15	RFN	RF output (-). Should be terminated in 50 Ω . The termination should not draw DC current.
16	GND	Ground.
17	BIASL	Bias current input for bipolar divider. Nominally 0.5 mA. Input voltage will be around 1.5 Volts.
18 19	NEGV NEGV	VCO negative supply input. Should be connected to a quiet RF ground.
20	BIASV	Bias current input for VCO. Nominally 0.5 mA. Input voltage will be around 1.5 Volts.
21	BASE	VCO base bias input. Nominally 2.0 Volts. Should be driven by a low impedance, low noise source.
22	VCOIN	VCO tuning voltage input. Allowed range is nominally 0 to 3.3 Volts. Should be connected to the OPOUT pin (pin 9) in normal operation. This pin can be driven directly to use the VCO separately.
23	VCCIN	VCO tuning level shift supply. Nominally 5.0 Volts.
24 25	VCCV VCCV	VCO supply. Nominally 3.0 Volts
26	GND	Ground.
27	GND	Ground.
28	NC1	No connect.

continued on next page

continued from previous page

<i>Pin</i>	<i>Name</i>	<i>Description</i>
29	ACEN	Autocal SPI configuration enable input.
30	ACSCLK	Autocal SPI configuration clock input.
31	ACMOSI	Autocal SPI configuration data input. MOSI = Master Out, Slave In.
32	ASMISO	Autocal SPI configuration data output. MISO = Master In, Slave Out. This output is used for test purposes only. It can verify that the autocal SPI interface is functional.
33	M0	Test MUX output bus. This 8-bit output is configured to provide access to one of several key internal signals. The specific internal signal is selected via the autocal SPI configuration register.
34	M1	
35	M2	
36	M3	
37	M4	
38	M5	
39	M6	
40	M7	
41	VDD_DHL_MUX	Supply for the test MUX outputs. Nominally 3.3 Volts.
42	VDD_SAMP	RF sampler supply. Nominally 3.3 Volts.
43	BIASS	RF sampler bias input. Nominally 0.5 mA.
44	GND	Ground.
45	VDD_DHL_DIV	CMOS multi-modulus divider supply. Nominally 3.5 Volts.
46	VCO1	RF sampler output samples. Used for verification of the sampler operation.
47	VCO0	
48	VCX_IN1	DPLL test inputs. These inputs can replace the RF sampler output for testing of the DPLL. The selection between RF sampler output and the VCX_IN1,VCX_IN2 test signal is made via the autocal SPI configuration register. When not actively being used in test mode, these inputs should be driven low.
49	VCX_IN0	
50	ERRM	MSB of the measured phase error waveform. This output is for test purposes.
51	ERRC	MSB of the reference phase error waveform. This output is for test purposes. Note: The gain error detector output (GCOUT, pin 4), is the logical

continued on next page

continued from previous page

<i>Pin</i>	<i>Name</i>	<i>Description</i>
		exclusive-OR of ERRC and ERRM.
52	DIV	CMOS multimodulus divider output. This test output is used to verify correct operation of the complete RF divider chain.
53	VDD_DHI_DOUT	Supply voltage for the digital test output pins. Nominally 3.3 Volts.
54	VDD_DLO_DPLL	Supply voltage for the DPLL. Nominally 3.3 Volts.
55	VDD_DHI_D2D	Supply voltage for the level shifting circuitry which interfaces the sigma-delta modulator and the CMOS divider. Nominally 3.3 Volts.
56	VDD_DHI_DIV2	Supply for the reference divider. Nominally 3.3 Volts.
57	CLKDEC	Decimated clock output used by the DPLL and reference error filter. This output is for test only and is equal to the 20 MHz clock divided by 32 (625 kHz).
58	REFCLK	40 MHz clock input.
59	REFCLK_DIV2	20 MHz clock output. This clock should be used for all external circuitry.
60 61 62 63 64 65 66 67 68 69	C0 C1 C2 C3 C4 C5 C6 C7 C8 C9	Calibration eye input.
70	VDD_DLO_EF	Supply for the reference error filter. Nominally 3.3 Volts.
71 72 73 74 75 76	A14 A13 A12 A11 A10 A9	Transmit eye input.

continued on next page

continued from previous page

<i>Pin</i>	<i>Name</i>	<i>Description</i>
77	A8	
78	A7	
79	A6	
80	A5	
81	VDD_DLO_SD	Supply for the sigma–delta modulator. Nominally 3.3 Volts.
82	NC2	No connect.
83	NC3	No connect.
84	CLK_IN	Synthesizer SPI configuration clock input.
85	GND	Ground. Note: this is the large pad underneath the package.

Table A.1: Pin Descriptions

A.2 Supply Voltage Considerations

The synthesizer IC has a very high number of supply pins. This was done largely to allow the direct measurement of the power consumed by various individual blocks. For the purposes of applying the IC, several of the supply pins may be tied together. In particular, all of the VDD_DHI* pins and the VDD_DLO* pins, with the exception of VDD_DHI_DIV, may be tied to a single 3.3 Volt supply. The CMOS multimodulus divider supply, VDD_DHI_DIV must be supplied with 3.5 Volts.

A.3 Digital I/O

All of the digital inputs and outputs are compatible with standard 3.3 Volt CMOS logic. They are not, however, tolerant of 5 Volt logic level inputs. To interface to external 5 Volt logic, external buffers must be used.

A.4 Configuration

A.4.1 Overview

The various operating parameters of the integrated circuit are controlled via a 3–wire synchronous serial interface. The serial peripheral interface (SPI) bus consists of a master device and one or more slave devices. The master generates a serial clock which drives all the slave devices. A serial data line, master out slave in (MOSI), is driven by the master and goes to all the slave devices. In addition there is a dedicated enable line to each of the slave devices. For more information on SPI in general see, for example, [52].

The timing relationships between the clock (SCLK), enable (EN), and data (MOSI) signals are shown in Figure A.1. To configure a slave device, the master raises the enable line and then proceeds




Figure A.1: SPI Interface Timing

to clock one or more bytes out to the slave. After the data transfer is complete, the enable line is lowered. For this chip, the data is latched on the rising edge of SCLK. Therefore the master should use the falling edge to transfer the data. Note that the data is delivered most significant bit (MSB) first.

For historical reasons, there are two independent SPI interfaces to the synthesizer IC. The two SCLK pins (ACCLK and CLK_IN) may be tied together and also the two MOSI pins (ACMOSI and IN) may be tied together. One of the SPI interfaces controls the operating parameters of the main synthesizer portion of the chip while the other SPI interface controls the operating parameters of the automatic calibration circuitry.

A.4.2 Main Synthesizer Configuration

Table A.2 lists the contents of the main synthesizer control register. To configure the main synthesizer, 3 bytes (24 bits) are loaded into the IC. The coarse gain control DAC can be used to set different amounts of mismatch in the synthesizer. In addition, the DAC is used to extend the calibration range of the chip. The DAC range is 0 to 31 with 0 producing the maximum gain and 31 producing the minimum gain.

A.4.3 Automatic Calibration Configuration

Table A.3 lists the contents of the automatic calibration control register. To configure the automatic calibration circuitry, 3 bytes (24 bits) are loaded into the IC. The internal circuitry of the IC includes a 17 bit shift register. The shift register input is connected to ACMOSI and the shift register output is connected to ACMISO. If desired, the ACMISO output may be monitored to ensure correct operation of the SPI interface. The data clocked into the chip is held in a shift register. The falling edge of the enable signal, *ACEN*, transfers the data in parallel fashion to the active configuration register.

<i>Bit</i>	<i>Name</i>	<i>Description</i>
23–22	n/a	Not used.
21	da4	Coarse gain control DAC MSB.
20	sign	Sign of phase/frequency detector output. 1 = normal 0 = inverted
19	da3	Coarse gain control DAC, remaining bits. The correct setting will vary based on output channel.
18	da2	
17	da1	
16	da0	
15	b16	Nominal divide value setting. This register controls the output center frequency. The center frequency of the output is given by: $f_c = f_{ref} N_{nom}$ where $N_{NOM} = \frac{b+0x4000}{2048} + 64.0$ and the LSB of b , b_0 , is fixed at 1 internally. The reference frequency, f_{ref} , is nominally 20 MHz. For example a setting of $b = 0x0B69D$ gives $N_{NOM} = 94.826666$ and an output center frequency of 1.896_533 GHz.
14	b15	
13	b14	
12	b13	
11	b12	
10	b11	
9	b10	
8	b9	
7	b8	
6	b7	
5	b6	
4	b5	
3	b4	
2	b3	
1	b2	
0	b1	

Table A.2
Main Synthesizer SPI Register Contents

<i>Bit</i>	<i>Name</i>	<i>Description</i>
23–17	n/a	Not used.
16	$\overline{\text{MUTE}}$	Enables/disables DPLL loop filter output 1 = Normal operation 0 = Loop filter output set to 0
15 14 13	TMUX2 TMUX1 TMUX0	Test MUX control. Selects one of several internal signals to be presented at the M0–7 output bus. 0 = Output is muted 1 = Reference error filter output 2 = Output is muted 3 = Reference error filter output 4 = DPLL phase/frequency detector output 5 = DPLL decimated phase/frequency detector output 6 = DPLL loop filter output 7 = DPLL NCO phase. Note that the NCO phase signal is taken from inside a pipelined stage and thus the data needs to be deskewed to monitor the phase. The pipelining is one register per every two bits.
12	VSMP	Selects either the RF sampler output or an externally generated test signal to be applied to the DPLL 0 = Normal operation (use RF sampler output) 1 = Test operation (uses externally applied VCX_IN0, VCX_IN1 signal)
11	VSIGN	Applies an optional spectrum inversion to the RF sampler output. 0 = no spectrum inversion 1 = spectrum inversion
10	GSIGN	Selects the sign of the gain control error detector output. 0 = normal 1 = inverted
9 8 7 6 5 4 3 2 1 0	NNOM0 NNOM1 NNOM2 NNOM3 NNOM4 NNOM5 NNOM6 NNOM7 NNOM8 NNOM9	Selects the fractional part of the divide value to be applied to the NCO. In normal operation, this fractional value must be set to the same value as for the main synthesizer. To verify correct operation of the DPLL, different values may be programmed. This allows, for example, the examination of the DPLL step response. As an example, suppose an output frequency of 1.886.670 GHz is programmed into the main synthesizer. This corresponds to a nominal divide value of 94.335. The fractional part is 0.335 and hence the correct setting for NNOM is $0.335 * 1024$ rounded to the nearest integer or 342.

Table A.3
Autocal SPI Register Contents

A.5 External Filter Requirements

A.5.1 Overview

The data to be transmitted must be filtered by two external digital filters. The transmit (TX) filter includes the Gaussian pulse shaping filter, pole/zero doublet compensation filter, and pre-emphasis filter. The calibration filter only includes the Gaussian pulse shaping filter.

A.5.2 Data Format

Both of the two filter inputs to the IC are 10 bits wide. The transmit eye input is in offset magnitude format and should produce a signal with a DC value of 0x200. The scale factor is $\frac{f_{ref}}{64} = 312.5\text{kHz/LSB}$. The calibration eye input is in two's-complement format with a DC value of 0.

A.5.3 Filter Response

The response of the calibration filter should approximate the ideal response given in (A.1).

$$h_{cal}(t) = kR_{T_s}(t) * g(t) \quad (\text{A.1})$$

Where k is a scale factor chosen to provide the desired modulation index, $R_{T_s}(t)$ is a the rectangular pulse given by (A.2), and $g(t)$ is the Gaussian pulse given by (A.3).

$$R_{T_s}(t) = \begin{cases} 1 & -\frac{T_s}{2} \leq t \leq \frac{T_s}{2} \\ 0 & \text{otherwise} \end{cases} \quad (\text{A.2})$$

In (A.2), T_s is the symbol period in seconds.

$$g(t) = \frac{1}{\sqrt{2\pi\sigma^2}} \exp -\frac{1}{2} \left(\frac{t}{\sigma} \right)^2 \quad (\text{A.3})$$

The parameter σ which controls the bandwidth of the Gaussian pulse should be chosen to obtain the desired BT_s product. Appropriate values of BT_s are in the 0.3 to 0.5 range.

The transmit filter should approximate the cascade of the ideal calibration filter given in (A.1) cascaded with the ideal predistortion filter response in (A.4).

$$H_{PRE}(s) = H_{PZ}(s)H_N(s) \quad (\text{A.4})$$

The two terms in (A.4) are given in (A.5) and (A.6).

$$H_N(s) = \left(\frac{s}{\omega_{no}} \right)^2 + 2\zeta_o \left(\frac{s}{\omega_{no}} \right) + 1 \quad (\text{A.5})$$

$$H_{PZ}(s) = \frac{\tau_z s + 1}{\alpha \tau_z s + 1} \quad (\text{A.6})$$

Table A.4 lists the nominal parameters for the predistortion filter.

Parameter	Nominal Value
ω_{no}	527,159 $\frac{\text{radians}}{\text{second}}$
ζ_o	0.805
τ_z	15.0 $\mu\text{seconds}$
α	1.265

Table A.4
Preemphasis Filter Parameters

A.6 Gain Control Error Amplifier

An external gain control error amplifier is required for the automatic calibration part of the chip. Figure A.2 shows the suggested topology for the error amplifier. Resistors R2 and R3 produce a




Figure A.2: Suggested Gain Control Error Amplifier

mid-supply reference for the integrator. Diode CR1 and resistor R4 protect the synthesizer chip from negative input voltages. Diode CR2 prevents integrator windup [49]. The integrator output voltage is converted to a current by R5.

A.6.1 Digital Coarse Calibration

The range of mismatch that can be corrected by the automatic calibration circuit can be increased with a digital coarse calibration circuit. The digital coarse calibration operates by monitoring the gain control error amplifier output. During acquisition, the coarse gain control DAC is stepped through its various settings. When the error amplifier output enters its normal output range, the digital sweep is turned off. At this time, the digital logic should enter a track mode where the coarse calibration DAC is stepped by one value when it is detected that the error amplifier output leaves its nominal range.

A.7 Mechanical Specifications

The package dimensions are shown in Figure A.3. Note that the base of the package is metal and serves as the primary ground lead.




Figure A.3: Package Drawing

Appendix B

SPI Register Value Calculator

```
/*
 * $Id: synthdata.c,v 1.3 2001/02/22 00:13:44 mcmahill Exp $
 *
 * Dan McMahonill
 *
 * compile with:
 *
 * cc -o synthdata synthdata.c -lcurses -lm
 */
```

10

```
/* file where we store our last inputs */
#define CONF_FILE "synthdata.conf"
```

```
/* version of this program */
#define VER "1.0"
```

```
#include <ctype.h>
#include <curses.h>
#include <errno.h>
#include <math.h>
#include <signal.h>
#include <stdio.h>
#include <string.h>
#include <sys/types.h>
#include <sys/uio.h>
#include <unistd.h>
#include <termios.h>
```

20

30

```
/* curses windows */
WINDOW *winMon, *winCntrl, *winMon_border;

static unsigned char synth_byte2, synth_byte1, synth_byte0;
```

```

static unsigned char cal_byte2, cal_byte1, cal_byte0;

/* local prototypes */
static int main_loop(void);
40

static unsigned char getDacVal(unsigned char oldDacVal);
static int getAcNnom(int oldInc);
static unsigned int getNnom(unsigned int oldNnom);
static unsigned int getFreq(double oldFreq);

static void loadSynth(void);
static void loadAutocal(void);
static void loadVals(void);
50

static double f_to_nflt(double f);
static double nflt_to_f(double nflt);
static unsigned int b_to_nnom(unsigned int b);
static double nnom_to_nflt(unsigned int Nnom);
static unsigned int nflt_to_nnom(double nflt);
static unsigned int nnom_to_b(unsigned int Nnom);

#define KEYPRESS_SET 0
#define KEYPRESS_RESET 1
60
static void keypress(int mode);

static void load_settings(void);
static void save_settings(void);

/* reference frequency */
#define F_REF 20e6

int main(int argc, char **argv)
70
{
    /*
        * Variable declarations
        */

    /* int done;*/

    /*time_t tstart;*/

    load_settings();
80

    /*
        * Init curses
        */
    initscr();

```

```

#define MONLINES 7
#define MONCOLS 49
    winCntrl=subwin(stdscr,LINES-MONLINES,COLS,0,0);
    winMon_border=subwin(stdscr,MONLINES,MONCOLS+2,LINES-MONLINES,0);
    winMon=subwin(stdscr,MONLINES-2,MONCOLS,(LINES - MONLINES +1),1);
    scrollok(winMon,TRUE);

    box(winMon_border, ' * ', ' * ');
    overlay(winMon,winMon_border);

    move(LINES - MONLINES,(MONCOLS/2)-10);
    addstr(" SPI Register Values ");

    refresh();

    wrefresh(winMon);

    /* main control loop */
    keypress(KEYPRESS_SET);

    main_loop();

    keypress(KEYPRESS_RESET);

    wclear(stdscr);
    move(COLS-1,LINES-1);
    refresh();

    endwin();

    return(0);
}

/* Synth spi resisters */
static unsigned int pfd_pol=1;
static unsigned int dac_val=20;
static unsigned int Nnom=24500;

/* Autocal spi registers */
static int ac_mute=0;
static int tmux_source=0;
static int ac_vsmp=1;
static int ac_vsign=0;
static int ac_gsign=0;
static int ac_nnom=0;

/* track main synth Nnom vs independent setting */

```

```

static int ac_ntrack=1;
static int ac_nnom_track=0;

int main_loop()
{
    int keyPressed;
    int done=0;

    double Nflt;
    double Ffrac;

    int gotKey=1;

    fd_set set;
    int nready;

    loadVals();

    Nflt = nnom_to_nflt(Nnom);
    ac_nnom_track = (int) rint(1024* (Nflt - floor(Nflt)));
    Ffrac = 20*(Nflt - floor(Nflt));
    if (Ffrac > 10.0)
        Ffrac = Ffrac - 20.0;

    while(done==0)
    {
        if(gotKey)
        {
            wclear(winCntrl);

            wprintw(winCntrl, "\t          - Modulated Synthesizer Chip -          \n");
            wprintw(winCntrl, "\t          - SPI Register Value Calculator -          \n");
            wprintw(winCntrl, "\t          - Version %s -          \n",VER);
            wprintw(winCntrl, "\n");
            wprintw(winCntrl, "\t----- MAIN SYNTH SETTINGS ----- \n");
            wprintw(winCntrl, "\t< > to decrease/increase the cal DAC setting (currently %u)\n",dac_val);
            wprintw(winCntrl, "\tg  to enter a new cal DAC setting\n");
            wprintw(winCntrl, "\tp  to toggle the main synthesizer PFD polarity ");
            if(pfd_pol)
                wprintw(winCntrl, "[ NORM]\n");
            else
                wprintw(winCntrl, "[ INV]\n");
            wprintw(winCntrl, "\tz x to decrease/increase the nominal divide ratio (currently %u)\n",Nnom);

            wprintw(winCntrl, "\t          Nnom = %9.5f\n",Nflt);
            wprintw(winCntrl, "\t          Fout = %12.7f MHz\n",nflt_to_f(Nflt)/1.0e6);
            wprintw(winCntrl, "\t          Ffrac = %12.7f MHz\n",Ffrac);

            wprintw(winCntrl, "\td  to enter a new nominal divide ratio\n");

```

```

wprintw(winCntrl, "\t f   to enter a new frequency\n");

wprintw(winCntrl, "\n\t----- AUTO CAL SETTINGS ----- \n");
wprintw(winCntrl, "\t q   to select the test mux (TMUX) output signal (currently %d):", tmux_source);
switch(tmux_source)
{
  case 0:
    wprintw(winCntrl, "[MUTED]   \n");           200
    break;

  case 1:
    wprintw(winCntrl, "[ErrFlt Out] \n");
    break;

  case 2:
    wprintw(winCntrl, "[MUTED]   \n");
    break;
                                                                 210

  case 3:
    wprintw(winCntrl, "[ErrFlt Out] \n");
    break;

  case 4:
    wprintw(winCntrl, "[PFD Out] \n");
    break;

  case 5:
    wprintw(winCntrl, "[Decimated PFD Out]\n");      220
    break;

  case 6:
    wprintw(winCntrl, "[DPLL Loop Filter Out]   \n");
    break;

  case 7:
    wprintw(winCntrl, "[NCO Phase]   \n");
    break;
}                                                                 230

wprintw(winCntrl, "\t a   to toggle the DPLL loop filter mute. Currently ");
if(ac_mute)
  wprintw(winCntrl, "[NORMAL]\n");
else
  wprintw(winCntrl, "[MUTED]\n");

wprintw(winCntrl, "\t b   to toggle the DPLL input source. Currently ");
if(ac_vsmp)
  wprintw(winCntrl, "[VCX]\n");           240
else
  wprintw(winCntrl, "[RF Sampler]\n");

```

```

wprintw(winCntrl, "\te  to toggle RF sampler spectrum inversion.  Currently ");
if(ac_vsign)
    wprintw(winCntrl, " [INV]\n");
else
    wprintw(winCntrl, " [NORM]\n");

wprintw(winCntrl, "\th  to toggle autocal gain control loop sign.  Currently ");
if(ac_gsign)
    wprintw(winCntrl, " [INV]\n");
else
    wprintw(winCntrl, " [NORM]\n");

wprintw(winCntrl, "\tj  to toggle autocal/main synth Nnom control.  Currently ");
if(ac_ntrack)
    wprintw(winCntrl, " [TRACK] (Nnom=%d)\n", ac_nnom_track);
else
    {
        wprintw(winCntrl, " [Independent]\n");
        wprintw(winCntrl, "\t\t1 2  to decrease/increase autocal Nnom.  Currently %d (%8.6f MHz)\n",
            ac_nnom, (ac_nnom/1024.0)*20.0);
        wprintw(winCntrl, "\t\t3   to sync autocal Nnom with the main synth Nnom.\n");
        wprintw(winCntrl, "\t\t4   to enter a new autocal Nnom value.\n");
    }
    260

wprintw(winCntrl, "\n\t-----\n");
wprintw(winCntrl, "\t[ESC] to quit.");
    }
    270
wrefresh(winCntrl);

keyPressed = 0;

while(keyPressed==0)
    {
        FD_ZERO(&set);
        FD_SET(0, &set);

        nready = select(FD_SETSIZE, &set, NULL, NULL, NULL);
            280

        if(nready == -1)
            {
                printf("ERROR:  select returned -1\n");
                exit(1);
            }

        if(FD_ISSET(0, &set))
            {
                /* keyPressed = wgetch(winCntrl); */
                keyPressed = getchar();
                keyPressed = toupper(keyPressed);
            }
            290
    }
}

```

```

gotKey=1;
switch(keyPressed)
{
case 1:
    /* do nothing, just let screen refresh */
    break;

case '\x1B':
    done = 1;
    break;

case '<':
case ',':
    if(dac_val > 0)
        dac_val--;
    break;

case '>':
case '.':
    if(dac_val < 31)
        dac_val++;
    break;

case '1':
case '!':
    if(ac_nnom > -512)
        ac_nnom--;
    break;

case '2':
case '@':
    if(ac_nnom < 1023)
        ac_nnom++;
    break;

case '3':
case '#':
    ac_nnom = ac_nnom_track;
    break;

case '4':
case '$':
    ac_nnom = getAcNnom(ac_nnom);
    break;

case 'd':
case 'D':
    Nnom = getNnom(Nnom);
    break;

case 'e':

```

300

310

320

330

340

```

case 'E':
    if(ac_vsign == 0)
        ac_vsign=1;
    else
        ac_vsign=0;
    break;

case 'f':
case 'F':
    Nnom = getFreq(nflt_to_f(nnom_to_nflt(Nnom)));
    break;

case 'g':
case 'G':
    dac_val = getDacVal(dac_val);
    break;

case 'h':
case 'H':
    if(ac_gsign == 0)
        ac_gsign=1;
    else
        ac_gsign=0;
    break;

case 'j':
case 'J':
    if(ac_ntrack == 0)
        ac_ntrack=1;
    else
        ac_ntrack=0;
    break;

case 'p':
case 'P':
    if(pfd_pol == 0)
        pfd_pol=1;
    else
        pfd_pol=0;
    break;

case 'q':
case 'Q':
    if(tmux_source < 7)
        tmux_source++;
    else
        tmux_source=0;
    break;

case 'x':
case 'X':

```



```

        if(Nnom < 65535)
        {
            Nnom++;
        }
        break;

    case 'z':
    case 'Z':
        if(Nnom > 0)
        {
            Nnom--;
        }
        break;

    default:
        gotKey=0;
        printf("\a");
        break;
}
Nflt = nnom_to_nflt(Nnom);
ac_nnom_track = (int) rint(1024* (Nflt - floor(Nflt)));
if(ac_ntrack)
    ac_nnom = ac_nnom_track;
Ffrac = 20*(Nflt - floor(Nflt));
if (Ffrac > 10.0)
    Ffrac = Ffrac - 20.0;
loadVals();

}

save_settings();

return(0);
}

static void loadSynth(void)
{
    /*
     * Synth spi resisters (defined above)
     * static unsigned int pfd_pol=0;
     * static unsigned int dac_val=20;
     * static unsigned int Nnom=30000;
     */

    unsigned int divide_value, mask;

    /*double freq,actual_freq; */

```

```

int i;
unsigned int tmp;

divide_value = Nnom;

/*
 * The TX data is:
 *
 *
 * synth_byte2 = [0 0 da128 sign, da64 da32 da16 da8]
 * synth_byte1 = [b16 b15 b14 b13, b12 b11 b10 b9]
 * synth_byte0 = [b8 b7 b6 b5, b4 b3 b2 b1]
 *
 * The data gets clocked out starting with the MSB (far left entry) of synth_byte2
 * and ending with the LSB (far right entry) of synth_byte0
 *
 * b16-b1 make up the 16 bit nominal divide value - 0x200
 * da128-da8 go to the 5-bit gain setting DAC
 */

/*
 * modify b14,b15,b16 to account for the dc value going into the
 * sigma-delta input
 */

tmp = divide_value >> 13;
tmp += 0x7;
mask = 0xFFFF >> 3;
divide_value = (divide_value & mask) + (tmp << 13);

mask = 0;
synth_byte2 = 0;
synth_byte1 = 0;
synth_byte0 = 0;

mask = 1 << 4;
synth_byte2 += ((dac_val & mask) == 0) ? (1<<5) : 0;
synth_byte2 += (pfd_pol << 4);
for (i = 0; i < 4; i++)
{
    mask = 1 << i;
    synth_byte2 += (((dac_val & mask) == 0) ? 1 : 0) * (1 << i);
}
for (i = 0; i < 8; i++)
{
    mask = 1 << (i+8);
    synth_byte1 += (((divide_value & mask) == 0) ? 0 : 1) * (1 << i);
}
for (i = 0; i < 8; i++)
{

```

```

    mask = 1 << i;
    synth_byte0 += (((divide_value & mask) == 0) ? 0 : 1) * (1 << i);
}
}

static void loadAutocal(void)
{
    int nnom_rev=0;
    int i;

    cal_byte2 = cal_byte1 = cal_byte0 = 0;

    /* reverse the bit order of ac_nnom */
    for (i=0; i<=9 ; i++)
    {
        if (ac_nnom & (1<<i) )
            nnom_rev += (1 << (9-i));
    }

    cal_byte2 += ac_mute;

    cal_byte1 += (tmux_source << 5);
    cal_byte1 += (ac_vsmp << 4);
    cal_byte1 += (ac_vsign << 3);
    cal_byte1 += (ac_gsign << 2);
    cal_byte1 += (nnom_rev >> 8);

    cal_byte0 = nnom_rev & 255;
}

void loadVals(void)
{
    loadSynth();
    loadAutocal();

    wclear(winMon);

    wprintw(winMon, "\n\n");
    wprintw(winMon, "    cal_byte2 = 0x%2X    synth_byte2 = 0x%2X\n", cal_byte2, synth_byte2);
    wprintw(winMon, "    cal_byte1 = 0x%2X    synth_byte1 = 0x%2X\n", cal_byte1, synth_byte1);
    wprintw(winMon, "    cal_byte0 = 0x%2X    synth_byte0 = 0x%2X\n", cal_byte0, synth_byte0);
    wrefresh(winMon);
}

unsigned char getDacVal(unsigned char oldDacVal)
{

```

```

unsigned int newDacVal=64;

/*fflush(stdin);*/
keypress(KEYPRESS_RESET);
while(newDacVal > 31)
{
    wclear(winCntrl);

    wprintw(winCntrl,"Enter a value for the DAC setting (0-31). Current value is %u\n",oldDacVal);
    wprintw(winCntrl,"\tDAC = ");
    wrefresh(winCntrl);

    wscanw(winCntrl, "%u",&newDacVal);
}
keypress(KEYPRESS_SET);

return (unsigned char) newDacVal;
}

static int getAcNnom(int oldInc)
{
    int newInc=512;

    keypress(KEYPRESS_RESET);
    while( (newInc > 511) || (newInc < -512) )
    {
        wclear(winCntrl);

        wprintw(winCntrl,"Enter a value for the Autocal Nnom (-512->511). Current value is %d\n",oldInc);
        wprintw(winCntrl,"\tNnom = ");
        wrefresh(winCntrl);

        wscanw(winCntrl, "%d",&newInc);
    }
    keypress(KEYPRESS_SET);

    return newInc;
}

static unsigned int getNnom(unsigned int oldNnom)
{
    unsigned int newNnom=0;

    /*fflush(stdin);*/
    keypress(KEYPRESS_RESET);

```

560

570

580

590

600

```

while((newNnom > 65535) || (newNnom <= 0))
{
    wclear(winCntrl);
    wprintw(winCntrl,"Enter a value for the nominal divide value (0-65535). Current value is %u\n",oldNnom);
    wprintw(winCntrl,"\tNnom = ");
    wrefresh(winCntrl);
    wscanw(winCntrl, "%u",&newNnom);
}
keypress(KEYPRESS_SET);

return newNnom;
}

static unsigned int getFreq(double oldFreq)
{
    double newFreq=0;
    double nflt;
    unsigned int nnom;

    /*fflush(stdin);*/
    keypress(KEYPRESS_RESET);

    while((newFreq > 2000.0) || (newFreq < 1400.0))
    {
        wclear(winCntrl);
        wprintw(winCntrl,
            "Enter a value for the carrier frequency in MHz (1400 to 2000). Current value is %6.3f\n",
            oldFreq/1.0e6);
        wprintw(winCntrl,"\tfreq (MHz) = ");
        wrefresh(winCntrl);
        wscanw(winCntrl, "%lg",&newFreq);
    }
    keypress(KEYPRESS_SET);
    nflt = f_to_nflt(newFreq*1e6);
    nnom = nflt_to_nnom(nflt);
    return (nnom);
}

void keypress(int mode)
{
    struct termios new;
    static struct termios stored;
    static int first_time=1;

    if (first_time){
        tcgetattr(0,&stored);
        first_time=0;
    }
}

```

```

switch (mode)
{
case KEYPRESS_SET:
    memcpy(&new,&stored,sizeof(struct termios));

    /* Disable canonical mode, and set buffer size to 1 byte */
    new.c_lflag &= ~(ICANON | ECHO | ISIG);
    new.c_cc[VTIME] = 0;
    new.c_cc[VMIN] = 1;

    tcsetattr(0,TCSANOW,&new);
    break;

case KEYPRESS_RESET:
    tcsetattr(0,TCSANOW,&stored);
    break;

default:
    fprintf(stderr,"keypress: invalid mode (%d) requested\n",mode);
    exit(1);
    break;
}

return;
}

void load_settings(void)
{
    FILE *fp;

    if ( (fp = fopen(CONF_FILE,"r")) != NULL)
    {

        /* Synth spi resistors */
        fscanf(fp,"pfd_pol\t%u\n",&pfd_pol);
        fscanf(fp,"dac_val\t%u\n",&dac_val);
        fscanf(fp,"Nnom\t%u\n",&Nnom);

        /* Autocal spi registers */
        fscanf(fp,"ac_mute\t%d\n",&ac_mute);
        fscanf(fp,"tmux_source\t%d\n",&tmux_source);
        fscanf(fp,"ac_vsmp\t%d\n",&ac_vsmp);
        fscanf(fp,"ac_vsign\t%d\n",&ac_vsign);
        fscanf(fp,"ac_gsign\t%d\n",&ac_gsign);
        fscanf(fp,"ac_nnom\t%d\n",&ac_nnom);

        /* track main synth Nnom vs independent setting */
        fscanf(fp,"ac_ntrack\t%d\n",&ac_ntrack);
        fscanf(fp,"ac_nnom_track\t%d\n",&ac_nnom_track);
    }
}

```

```

        fclose(fp);
    }
}

void save_settings(void) 720
{
    FILE *fp;

    if ( (fp = fopen(CONF_FILE,"w")) == NULL)
    {
        fprintf(stderr,
            "error: couldn't open config \"%s\" file for writing\n",
            CONF_FILE);
        exit(1);
    } 730

    /* Synth spi resisters */
    fprintf(fp, "pfd_pol\t%u\n",pfd_pol);
    fprintf(fp, "dac_val\t%u\n",dac_val);
    fprintf(fp, "Nnom\t%u\n",Nnom);

    /* Autocal spi registers */
    fprintf(fp, "ac_mute\t%d\n",ac_mute); 740
    fprintf(fp, "tmux_source\t%d\n",tmux_source);
    fprintf(fp, "ac_vsmp\t%d\n",ac_vsmp);
    fprintf(fp, "ac_vsign\t%d\n",ac_vsign);
    fprintf(fp, "ac_gsign\t%d\n",ac_gsign);
    fprintf(fp, "ac_nnom\t%d\n",ac_nnom);

    /* track main synth Nnom vs independent setting */
    fprintf(fp, "ac_ntrack\t%d\n",ac_ntrack);
    fprintf(fp, "ac_nnom_track\t%d\n",ac_nnom_track); 750

    fclose(fp);
}

static double f_to_nflt(double f) 760
{
    return(f/F_REF);
}

```

```

static double nflt_to_f(double nflt)
{
    return(nflt*F_REF);
}

static unsigned int b_to_nnom(unsigned int b)
{
    return ( (b + 0x4000) >> 1);
}

static double nnom_to_nflt(unsigned int Nnom)
{
    double Nflt;

    Nflt = 64.0 + (((double)Nnom) + 0.5)/1024.0;

    return(Nflt);
}

static unsigned int nflt_to_nnom(double nflt)
{
    unsigned int Nnom;
    double x;

    x = nflt - 64.0;
    x = x * 1024.0;
    x = x - 0.5;
    Nnom = rint(x);

    return(Nnom);
}

static unsigned int nnom_to_b(unsigned int Nnom)
{
    unsigned int b;

    b = Nnom + 0xE000;
    b = (b << 1) + 1;
    b = b & 0x1FFFF;

    return(b);
}

```

Appendix C

Tools

This appendix gives a brief overview of some of the computational tools used during the design, testing, and typesetting of this thesis. The software used was a mix of commercial software and free software. All of the free software was available via the NetBSD Packages Collection¹.

C.1 Simulation Tools

The large range of time constants present in the calibration system present a challenge in the numerical simulation of the system. The RF output is nearly 2 GHz, the phase/frequency detector and charge pump operate at 20 MHz, the main synthesizer loop bandwidth is around 80 kHz, the digital phase locked loop has a loop bandwidth of around 1 kHz, and the calibration loop bandwidth is a few Hertz. This extremely large range of time constants (9 decades!) makes a spice simulation impossible. The complexity of the integrated circuit, around 15,000 devices, makes some sort of computational verification an absolute requirement.

The initial investigations into the automatic calibration approach were simulated using *Matlab*². To obtain the gain error detector output versus gain error curves, the ideal modulation phase trajectory and idealized RF phase quantizer output were generated from equivalent baseband models. The track/hold circuit in the gain error detector can not be modeled as a vectorized operation in *Matlab*³ so a C-mex function was used for that portion. These simulations omitted the phase tracking (digital phase locked loop) portion of the gain error detector.

The next level of modeling included the DPLL operation, Σ - Δ modulator, and main synthesizer dynamics. Due to the nonlinear⁴ feedback nature of the system, Matlab was no longer suited for the simulation. A custom simulation engine written by Mike Perrott in the C programming language was used as the starting point towards writing a custom simulator. This simulator modeled the Σ - Δ modulator, DPLL, and other digital signal processing circuits at the bit level and the analog blocks

¹<http://www.netbsd.org/Documentation/software/packages.html>

²<http://www.mathworks.com>

³Vectorized operations are essential in *Matlab* for reasonable processing speed

⁴The phase/frequency detector in the main synthesizer and in the DPLL are non-linear and have memory associated with them.

at a behavioral level. The program *graph* which is part of the GNU plotutils package⁵ was used for simple graphical output. *Scilab-2.5*⁶ was used for more sophisticated post processing and plotting of the simulator output.

The symbolic algebra program *yacas*⁷ was used to check several of the analytic calculations.

During the circuit design phase of the project, extensive use of a spice based circuit simulation program was used. The simulation of individual blocks with this type of simulator is feasible. The circuit simulator used includes the ability to perform switch level simulation of the CMOS logic circuits. Various inputs to the digital signal processing sections were generated using the freely available Icarus Verilog⁸ compiler. The test stimulus was used to drive both the switch level circuit simulation⁹ and a higher level verilog simulation of the system. The two outputs were then compared to verify correct logical operation of the circuit.

The physical layout of the chip was done using layout software from Cadence¹⁰. Design rule checks and layout versus schematic checks were performed using *DRACULA*, also from Cadence.

C.2 Test Setup Tools

The schematic capture and printed circuit board layout tools from Accel EDA¹¹ were used for the physical design of the test board. The FPGA design was done in verilog and *Synplify*¹² was used to synthesize a Xilinx netlist. The Xilinx netlist provides the input to the place and route tools from Xilinx which generate a prom file. The microprocessor code development was done in C and compiled with the Bytecraft C compiler¹³.

The control software which provides the user interface to the test board was written in C and runs under the freely available NetBSD¹⁴ operating system on a SparcClassic which was rescued from the trash.

The varactor measurements were automated using *IC-CAP*. The program *fasthenry*¹⁵ was used to assist in extracting the interconnect inductance.

C.3 Typesetting Tools

The final typesetting of this document was done using L^AT_EX running on a 500 MHz PC164 Alpha workstation. The operating system is NetBSD-1.5¹⁶. The schematic and block diagrams were drawn

⁵<http://www.gnu.org/software/plotutils/plotutils.html>

⁶<http://www-rocq.inria.fr/scilab/>

⁷<http://www.xs4all.nl/~apinkus/yacas.html>

⁸<http://icarus.com/eda/verilog/index.html>

⁹The switch level netlist is generated from the master schematics which also are used for layout versus schematic checking. This insures that the simulated circuit matches the layout.

¹⁰<http://www.cadence.com>

¹¹<http://www.acceltech.com>

¹²<http://www.synplicity.com>

¹³<http://www.bytecraft.com>

¹⁴<http://www.netbsd.org>

¹⁵http://kontiki.mit.edu/rle/research/info_research_proj.html

¹⁶<http://www.netbsd.org>

using *Tgif*-4.1.40¹⁷. The photographs of the test boards were shot on color 35mm film and scanned using the *xsane*¹⁸ plug-in to *The GIMP*¹⁹. *The GIMP* was then used to cut away the background from the images. The HPGL format plots captured from the spectrum analyzer, oscilloscope, and vector modulation analyzer were converted to postscript using the program *hp2xx*²⁰.

C.4 Miscellaneous

Most of the simulations, results post processing, and plotting were run by *make*. In addition, standard Unix tools such as *awk*, *sed*, and *sh* were used to help automate the conversion of test data and interface various simulation tools. The availability of a computing environment which supports programmable command line utilities such as these was a requirement for efficient simulation of this system. Hopefully the trend towards monolithic GUI-only oriented operating systems and simulation tools will not cause the demise of this powerful flexibility.

¹⁷<http://bourbon.cs.umd.edu:8001/tgif/tgif.html>

¹⁸<http://www.wolfsburg.de/~rauch/sane/sane-xsane.html>

¹⁹<http://www.gimp.org>

²⁰<http://www.gnu.org/software/hp2xx/hp2xx.html>