Control and Design of Multi-Use Induction Machines: Traction, Generation, and Power Conversion

by

Al-Thaddeus Avestruz

S.B. in Physics, Massachusetts Institute of Technology (1994)

Submitted to the Department of Electrical Engineering and Computer Science in partial fulfillment of the requirements for the degree of

Master of Science

at the

MASSACHUSETTS INSTITUTE OF TECHNOLOGY

May 2006 [Jane 27000] © Massechusette Institute of Technology 2006. All rights reserved.

BARKER

Department of Electrical Engineering and Computer Science 25 May 2006

Steven B. Leeb Professor of Electrical Engineering and Computer Science Thesis Supervisor

Artnur C. Smith Chairman, Department Committee on Graduate Students

MASSACHUSETTS INSTITUTE OF TECHNOLOGY NOV 0 2 2006 LIBRARIES

Certified by.

Author

Control and Design of Multi-Use Induction Machines: Traction, Generation, and Power Conversion

by

Al-Thaddeus Avestruz

Submitted to the Department of Electrical Engineering and Computer Science on 25 May 2006, in partial fulfillment of the requirements for the degree of Master of Science

Abstract

An electrical machine can be made to convert electrical power while performing in its primary role of transforming electrical energy into mechanical energy. One way of doing this is to design the machine with multiple stator windings where one winding acts as a primary for drive and power, and the others as secondaries for electrical power. The challenge is to control the mechanical outputs of torque and speed while independently regulating the electrical outputs of voltage and current. This thesis analyzes and demonstrates an approach that takes advantage of topological symmetries in multiphase systems to overcome this challenge. This method is applied, but not relegated to induction machines.

Thesis Supervisor: Steven B. Leeb Title: Professor of Electrical Engineering and Computer Science

Acknowledgments

I would like to thank my advisor Professor Steven Leeb for his efforts, patience, encouragement, and confidence in me, without which, all of this would not be possible.

To Meelee Kim, for her unwavering love and support.

To my parents, Suzanne and Fred, and my grandparents for their prayers and love: Lola Beth, Lola Jeannette, and Lolo Nes, who started my interest in science and engineering. In loving memory of my grandfather Alfonso Palencia.

To my brother Mark, without whose many discussions, I would have a lesser perspective of my work. To my sister Camille, whose future I look forward to with great confidence.

To Robert Cox, Chris Laughman, and Warit Witchakool for the many technical discussions that made work so much more interesting. To my office-mate Brandon Pierquet, for the discussions and entertainment and for the solutions to the little annoyances in LaTex.

And to everyone else in LEES, especially Professors Kirtley and Perreault, and to Vivian Mizuno.

I am sure to have forgotten to mention many who have helped me, but I am grateful despite the short lapse in memory.

This work was supported by the Center for Materials Science and Engineering, a Materials Research Science and Engineering Center funded by the National Science Foundation under award number DMR 02-13282, and by the Grainger Foundation.

Contents

| 1 | Inte | roduction | 17 | | | |
|----------|------|--|----|--|--|--|
| | 1.1 | Machines with Multi-Use Capability | 18 | | | |
| | 1.2 | Design Challenges and Innovations | 19 | | | |
| | 1.3 | Previous Work | 20 | | | |
| 2 | Pov | Power Conversion Control By Zero Sequence Harmonics | | | | |
| | 2.1 | Induction Machine Model | 21 | | | |
| | 2.2 | A Transformer Model for a Stator with Multiple Windings | 24 | | | |
| | 2.3 | Zero Sequence Harmonic Control in Three Phase Systems | 26 | | | |
| | | 2.3.1 Voltage Output Control by Harmonic Amplitude Variation | 29 | | | |
| | | 2.3.2 Zero Sequence Circuit | 32 | | | |
| | 2.4 | Toward a Machine Design | 34 | | | |
| | | 2.4.1 Fundamental Design Limitations | 35 | | | |
| | | 2.4.2 Zero Sequence Control of Three-Phase, Three-Legged Transformer | 35 | | | |
| | | 2.4.3 Scaling Laws | 35 | | | |
| 3 | Vec | Vector Drive Control | | | | |
| | 3.1 | Constant Volts per Hertz Drive | 39 | | | |
| | 3.2 | Indirect Field Oriented Control | 40 | | | |
| | 3.3 | Cartesian Feedback in the Synchronous Current Regulator | 41 | | | |
| | 3.4 | Integrator Anti-Windup | 42 | | | |
| | 3.5 | Simulation | 45 | | | |
| | 3.6 | Implementation | 47 | | | |
| 4 | Inve | erter Design | 49 | | | |
| | 4.1 | Power Module and Digital Signal Processor | 49 | | | |
| | 4.2 | Sine Wave Generation | 49 | | | |
| | | 4.2.1 Synchronous PWM | 49 | | | |
| | | 4.2.2 Table-Based Implementation | 51 | | | |
| | | 4.2.3 Parabolic Approximations | 51 | | | |
| | 4.3 | Three Phase Filters with Four Legs | 58 | | | |
| | 4.4 | Minimal Implementations for Phase Current Measurement | 63 | | | |

| | 4.4.1 H | Balanced Three Phase, Wye Grounded and Ungrounded |
|---|--|--|
| | 4.4.2 I 4.4.3 I | Estimation from Inverter Current Out of the DC Bus |
| 5 | Firmware D5.1Time Sl5.2Data St5.3Output5.4Synchro5.5Synchro | design69acing Algorithm69cuctures70Voltage Regulation Module71nous PWM Module71nous Current Controller71 |
| 6 | Conclusions | and Future Work 75 |
| Α | SPICE Dec A.1 PSPICE A.2 PSPICE A.3 PSPICE | k for Multistator Transformer77-Wye-Ungrounded77-Wye-Grounded80-Wye-Grounded with Zero Sequence Transformer83 |
| В | MATLAB S B.1 Script B.2 Function B.2.1 H B.2.2 H B.2.3 H B.2.4 H B.2.5 H B.2.6 H B.2.7 H | Script for Parabolic Approximations of Sine Function 87 1s 97 1fit() 97 1fit() 97 1fit() 98 ninffit() 98 ninfiti() 99 |
| С | Field OrienC.1Block MC.2Induction | ted Control Simulink Model 101 lodels 101 m Motor S-Function 101 |
| D | Motor Cont D.1 Main M D.1.1 n D.1.2 n D.2 Sine Inv | crol Embedded Firmware 113 otor Control Module 113 not_cntl.c 113 imacros.h 123 verter PWM Module 126 |
| | D.2. Sine inv D.2.1 s D.2.2 d D.2.3 s D.3 Volts pe D.3.1 s | in_pwm.c 126 Header Files 132 sin_pwm.h 133 er Hertz Module 135 /fcontrol.c 135 |

| | D.3.2 | vfcontrol.h |
|-----|--------|-----------------------|
| D.4 | Serial | Communications Module |
| | D.4.1 | serialcomm.c |
| | D.4.2 | serialcomm.h |
| D.5 | Periph | eral Driver Module |
| | D.5.1 | periphs.c |
| | D.5.2 | periphs.h |

List of Figures

| 1.1 | Photograph of Multi-Use Induction Motor Testbed | 18 |
|------|--|----|
| 1.2 | Multi-Stator Induction Machine | 19 |
| 2.1 | Electrical Model of Three-Legged Transformer | 24 |
| 2.2 | Transformer Model In-Circuit for Identical Stators Wound In-Hand | 25 |
| 2.3 | Effect of Series Inductance in the 3 rd Harmonic Control Function | 26 |
| 2.4 | Multiple Stator Connections Driving Three-Phase Rectifiers. | 27 |
| 2.5 | Drive Waveform with Third Harmonic | 28 |
| 2.6 | 3d Control Surface for Peak Amplitude Control | 29 |
| 2.7 | Third Harmonic Peak Amplitude Control Plotted Parametrically with Phase | 30 |
| 2.8 | PI Control of Dc Output Using 3 rd Harmonic | 31 |
| 2.9 | T-Model for the Zero Sequence Circuit. | 32 |
| 2.10 | Zero sequence transformer. | 33 |
| 2.11 | Direct zero sequence transformer. | 34 |
| 2.12 | Exogenously driven zero sequence transformer. | 34 |
| 2.13 | Utilization and Scaling Using Triple Insulated Wire | 37 |
| 3.1 | DQ-Space Contour and Allowed Trajectory in Synchronous Current Regulator | |
| | Saturation | 44 |
| 3.2 | Simulation of induction motor under field-oriented control with speed and torque | |
| | load steps | 46 |
| 3.3 | Implementation of a Field-Oriented Speed Controller for a Multi-Use Induction | |
| | Machine | 48 |
| 4.1 | International Rectifier's Integrated Power Module | 50 |
| 4.2 | Sine Reference from 108-element DLT | 52 |
| 4.3 | THD and Maximum Error versus Table Length for Direct Lookup Table | 52 |
| 4.4 | Inverter Voltage Waveforms | 53 |
| 4.5 | Inverter Current for Fundamental + 25% Third Harmonic | 53 |
| 4.6 | Error from Half-Wave Parabolic Sine Approximations | 57 |
| 4.7 | Errors from Quarter-Wave Parabolic Approximations to a Sine | 59 |
| 4.8 | Line-to-line Three Phase Filter | 61 |
| | | |

List of Figures

| 4.9 | Phase-to-Neutral Three Phase Filter |
|------|--|
| 4.10 | Coupled Inductor Three Phase Filter |
| 4.11 | Recovery of Rotor-Linked Current from Linear Combination of Stator Current |
| | Measurements |
| 4.12 | FFT of Stator Currents in Rotor-Linked Current Recovery |
| 5.1 | Activity Diagram for Closed-Loop Control of Dc Output |
| 5.2 | Activity Diagram for Synchronous Current Controller |
| A.1 | PSPICE Schematic–Wye-Ungrounded |
| A.2 | PSPICE Schematic–Wye-Grounded |
| A.3 | PSPICE Schematic–Wye-Grounded with Zero Sequence Transformer 84 |
| C.1 | Top Level Model |
| C.2 | Speed Controller |
| C.3 | Field Oriented Controller |
| C.4 | Induction Motor Model |

List of Tables

| 3.1 | Aardvark Machine Parameters | 45 |
|-----|--|----|
| 4.1 | THD and Maximum For a DLT Sine Reference Using Different Interpolating | |
| | Functions | 51 |
| 4.2 | Coefficients for Half-Wave Sine Approximations | 58 |
| 4.3 | Coefficients for Quarter-Wave Sine Approximations | 60 |
| 5.1 | Examples of Task Timing | 70 |

Chapter 1

Introduction

fliciency, economy and elegance are hallmarks of good design. The idea of multiuse machines is an attempt to mitigate the waste and superfluity that is needlessly epidemic in a contemporary world starved of energy.

Motor and generator drives have been and continue to be crucial to a wide range of industrial and commercial products and manufacturing processes; among these, variable speed drives (VSDs) that operate over a range of mechanical shaft speeds are invaluable. Since the beginning, folks have found ways to vary the shaft speed of a motor; many exist, but circuit design and components in power electronics have advanced to a point were it is more appealing, both in performance and economics, for motors to be combined with power electronics in commercial and industrial VSDs.[1]

Many products use VSDs, including modern air handling and ventilation systems that run fans at speeds and power that are optimal, ensuring occupant comfort while keeping energy consumption to a minimum. Other examples include computer-controlled machine tools such as mill machines and lathes that need continuously variable speeds for different materials and tasks; hybrid and electric vehicles (EVs) use variable speed drives for traction or propulsion. These systems typically use power electronics to control the flow of power to the motor in controlling the speed. In addition to needing power for their drives, these systems often include other power supplies that typically includes distribution through a network of power buses through different parts of the system.

Chapter 1 : Introduction



Figure 1.1: Photograph of what we have fondly called the Aardvark machine.

1.1 Machines with Multi-Use Capability

An electrical machine can be made to convert electrical power while performing in its primary role of transforming electrical energy into mechanical energy. One way of doing this is to design the machine with multiple stator windings where one winding acts as a primary for drive and power, and the others as secondaries for electrical power. The challenge is to control the mechanical outputs of torque and speed while independently regulating the electrical outputs of voltage and current.

The salient feature in these multi-use machines is the integration of magnetics for traction, generation and power conversion. While it is not eminently clear whether there is a convincing scaling law advantage in size and weight with this type of integration, it is evident that there is an economy to using the same control and power electronics for multiple purposes. Beyond rudimentary calculations for simple integrated pole face geometries, detailed studies of scaling laws for a variety of structures and magnetic circuit configurations is largely outside the scope of this work and is an obvious topic for follow-on research in machine design.

This thesis report analyzes and demonstrates an approach that takes advantage of topological symmetries in multi-phase systems to overcome this challenge. This method has been applied, but not relegated to induction machines.

 $\sim 18 \ {\sim}$



Figure 1.2: Simplified Depiction of a Multi-Stator Induction Machine.

1.2 Design Challenges and Innovations

There are a number of design challenges that must be addressed before one can assert whether this technology is viable for commercial and industrial applications. Overcoming the first challenge of proof of concept in a previous thesis [2] opened an avenue for continued research.

The first of the questions asks how one provides a wide range and monotonic control of the dc secondary output. It is answered by the use of the 3^{rd} harmonic amplitude at a phase of π radians for closed-loop control of the output; in general, the control-to-output function for dc output voltage is non-monotonic for other values of phase. Also, a look in [2] shows that the control of dc output using zero sequence phase, while effective, only provides a narrow range of variation.

The next addresses an issue that is endemic in most contraptions that we would like to use for multi-use machines: it is that of vanishingly small zero sequence reactance. A good solution, while not universal, is a variety of topologies that use a zero sequence transformer to improve the magnetizing inductance in the zero sequence circuit. Another solution, of course, is to redesign the machines, but that is the topic for another thesis.

Then, we must talk about the inverter. Not only must it be very good sinusoidal *current* source, but it must also be a very good *voltage* source of 3^{rd} or other zero sequence harmonics; it is the way you integrate the idea of zero sequence *voltage* with a field-oriented controller that is based on stator *currents*, which is the established means for variable speed drive.

This begs the question of generality. We talk for example about cars having two independent dc buses for power: the new one is 42 volts and the legacy is 12V. We can perhaps increase the number of phases in the machine so that there is more than one set of "independent" zero sequence harmonics. There are a number of ways to handle this: one can have a machine that physically has a greater number of inherent phases; the other, is to create these additional phases with linear combinations of the inherent phases. So, we start take a look at general n-phase circuits that provide supernumerary zero sequence harmonic sets, and heterophasic transformer circuits.

How far can we go? As always, it depends on the compromises that one is willing to accept. It also matters how well we can design the machine, and this depends on at least an initial understanding of the design limitations and scaling laws. The complement to "how far" is "where else" and this is a question about machines other than induction ones. A glance at the ubiquity of the Lundell alternator adds not only to the intellectual, but also to the economic appeal.

This work provides some of the foundations and proof-of-concepts.

1.3 Previous Work

Initial work and construction of the induction machine testbed had been performed by Jack W. Holloway in a previous thesis project [2]. This work included the demonstration of dc output control of a wye-grounded winding by varying the phase of the added 3rd harmonic in the inverter and the independence to zero sequence harmonics of an identical winding with the wye ungrounded.

Chapter 2

Power Conversion Control By Zero Sequence Harmonics

Zero sequence current in a multi-phase system is the portion of current that runs in the same direction through all the *connection phases* at the same time. This means that this component of the current has the same amplitude and *angular phase* in every connection phase.¹ It is the part that we can consider "common-mode" to all phase connections: the vector sum of the currents in these phases.²

One can also speak of a zero sequence voltage. If the circuit has a balanced terminal impedance *and* a zero sequence path, then it is that portion of the voltage at each phase that creates a zero sequence current. Often, we describe a zero sequence voltage in a way that is similar to a zero sequence current: having the same amplitude and angular phase in every connection, but it is not necessarily the case that a zero sequence voltage results in zero sequence current, as it is also the case that a positive or negative sequence voltage can result in a zero sequence current.

2.1 Induction Machine Model

A three phase induction machine can be described by the magnetic flux linkages among three stationary windings (stator) and three moving windings (rotor). Equation 2.1a describes every permutation of how the flux through every winding is linked to a current in its own and every

¹To avoid ambiguity, we make a distinction in this paragraph between *connection phase*, which is the actual physical connection to the circuit, and *angular phase*, which is the constant parameter in the argument of a periodic function that for the moment we assume to be unmodulated.

²Though a Fourier transform, periodic signals can be represented as a sum of sinusoids. These sinusoids in turn can be represented as phasors.

others' winding.[3]

$$\begin{bmatrix} \lambda_{S} \\ \lambda_{R} \end{bmatrix} = \begin{bmatrix} \mathsf{L}_{S} & \mathsf{L}_{SR} \\ \mathsf{L}_{SR}^{\mathsf{T}} & \mathsf{L}_{R} \end{bmatrix} \begin{bmatrix} \boldsymbol{i}_{S} \\ \boldsymbol{i}_{R} \end{bmatrix}$$
(2.1a)

where the stator flux in the stationary reference frame

$$\boldsymbol{\lambda}_{\boldsymbol{S}} = \begin{bmatrix} \lambda_{as} \\ \lambda_{bs} \\ \lambda_{cs} \end{bmatrix} = \begin{bmatrix} L_s & L_{ab} & L_{ab} \\ L_{ab} & L_s & L_{ab} \\ L_{ab} & L_{ab} & L_s \end{bmatrix} \begin{bmatrix} i_{as} \\ i_{bs} \\ i_{cs}, \end{bmatrix}$$
(2.1b)

the rotor flux

$$\boldsymbol{\lambda}_{\boldsymbol{R}} = \begin{bmatrix} \lambda_{ar} \\ \lambda_{br} \\ \lambda_{cr} \end{bmatrix} = \begin{bmatrix} L_r & L_{ab} & L_{ab} \\ L_{ab} & L_r & L_{ab} \\ L_{ab} & L_{ab} & L_r \end{bmatrix} \begin{bmatrix} i_{ar} \\ i_{br} \\ i_{cr} \end{bmatrix}$$
(2.1c)

and the mutual inductance matrix between the stator and the rotor

$$L_{SR} = \begin{bmatrix} L_c \cos \theta_r & L_c \cos(\theta_r + 2\pi/3) & L_c \cos(\theta_r - 2\pi/3) \\ L_c \cos(\theta_r - 2\pi/3) & L_c \cos \theta_r & L_c \cos(\theta_r + 2\pi/3) \\ L_c \cos(\theta_r + 2\pi/3) & L_c \cos(\theta_r - 2\pi/3) & L_c \cos \theta_r \end{bmatrix}.$$
 (2.1d)

When one applies the well-known Park's transform [4]

$$T = \frac{2}{3} \begin{bmatrix} \cos\theta & \cos\left(\theta - \frac{2\pi}{3}\right) & \cos\left(\theta + \frac{2\pi}{3}\right) \\ -\sin\theta & -\sin\left(\theta - \frac{2\pi}{3}\right) & -\sin\left(\theta + \frac{2\pi}{3}\right) \\ \frac{1}{2} & \frac{1}{2} & \frac{1}{2} \end{bmatrix}$$
(2.2a)

and for completeness delineating its inverse

$$\mathsf{T}^{-1} = \begin{bmatrix} \cos\theta & -\sin\theta & 1\\ \cos\left(\theta - \frac{2\pi}{3}\right) & -\sin\left(\theta - \frac{2\pi}{3}\right) & 1\\ \cos\left(\theta + \frac{2\pi}{3}\right) & -\sin\left(\theta + \frac{2\pi}{3}\right) & 1 \end{bmatrix},$$
(2.2b)

 $\sim 22 \sim$

to 2.1a, the flux linkages become block matrices, each of which are diagonal and time-invariant,

$$\begin{bmatrix} \lambda_{dqs} \\ \lambda_{dqr} \end{bmatrix} = \begin{bmatrix} \mathsf{L}_{\mathsf{S}} & \mathsf{M} \\ \mathsf{M} & \mathsf{L}_{\mathsf{R}} \end{bmatrix} \begin{bmatrix} i_{dqs} \\ i_{dqr} \end{bmatrix}, \qquad (2.3a)$$

where

$$\mathsf{L}_{\mathsf{S}} = \begin{bmatrix} L_{as} & 0\\ 0 & L_{as} \end{bmatrix}, \qquad (2.3b)$$

$$\mathsf{L}_{\mathsf{R}} = \begin{bmatrix} L_{ar} & 0\\ 0 & L_{ar} \end{bmatrix}, \qquad (2.3d)$$

$$\mathsf{M} = \begin{bmatrix} M & 0\\ 0 & M \end{bmatrix}, \tag{2.3f}$$

(2.3c)

$$M = \frac{3}{2}L_c. \tag{2.3h}$$

The state equations for the induction motor using flux are given by

$$-\dot{\lambda}_{ds} = r_s i_{ds} - \omega \lambda_{qs} - v_{ds} \tag{2.4a}$$

$$-\dot{\lambda}_{qs} = r_s i_{qs} + \omega \lambda_{ds} - v_{qs} \tag{2.4b}$$

$$-\dot{\lambda}_{dr} = r_r i_{dr} - \omega_s \lambda_{qr} \tag{2.4c}$$

$$-\lambda_{qr} = r_r i_{qr} + \omega_s \lambda_{dr}, \qquad (2.4d)$$

and torque of electrical origin by

$$\tau_m = \frac{3}{2} p \left(\lambda_{qr} i_{dr} - \lambda_{dr} i_{qr} \right), \qquad (2.5)$$

and the equations of motion by

$$\dot{\omega_r} = \frac{1}{J} \left(\tau_m - \tau_l \right), \tag{2.6}$$

where p is the number of pole pairs, J is the moment of inertia, and τ_l is the load torque.

 $\sim 23 \ {\sim}$

Chapter 2 : Power Conversion Control By Zero Sequence Harmonics

2.2 A Transformer Model for a Stator with Multiple Windings

Each phase in the stator windings is shifted by 120 electrical degrees; e.g. the flux linked between phase a and phase b is given by

$$L_{ab} = L_c \cos(120^\circ) = -\frac{1}{2}L_c.$$
(2.7)

Usually, the coupling is symmetric as well as equal among the phases, i.e., $L_{ab} = L_{ac} = L_{ba} = \cdots$.

In a machine with multiple stators, additional flux linkages exist between the stator windings. Between two stators,

$$\begin{bmatrix} \boldsymbol{\lambda}_{S_1} \\ \boldsymbol{\lambda}_{S_2} \end{bmatrix} = \begin{bmatrix} \mathsf{L}_{S_1} & \mathsf{M}_{12} \\ \mathsf{M}_{21} & \mathsf{L}_{S_2} \end{bmatrix} \begin{bmatrix} \boldsymbol{i}_{S_1} \\ \boldsymbol{i}_{S_2} \end{bmatrix}.$$
(2.8)

In the next section, one will see how this bears more than just a casual similarity to a threelegged, three-phase transformer. In fact, the multiple stators of an induction by themselves behave the same way as the transformer illustrated in Figure 2.1, despite being wrapped around a circle.



Figure 2.1: Electrical model for the primary of a Three-Legged Transformer. k_p is the phase-to-phase coupling coefficient.

The coupling coefficient between windings of a transformer is the fraction of the flux coupled

between the primary and the secondary and is given by

$$k = \frac{M}{\sqrt{L_1 L_2}},\tag{2.9a}$$

which generalizes to a matrix element

$$k_{mn} = \frac{M_{mn}}{\sqrt{L_m L_n}} \tag{2.9b}$$

that relates an arbitrary winding to another, where L_1 and L_2 are the primary and secondary side open-circuit inductances, respectively, and M is the mutual inductance between windings.

The inductance matrix given by Equation 2.8 has been implemented in PSPICE as illustrated in Figure 2.2.



Figure 2.2: In-circuit transformer model of the flux linkage between two identical stator windings wound in-hand. A zero sequence transformer is described in §2.3.2.

This coupling between phases can be implemented in SPICE by coupled inductor statements; Appendix A contains the SPICE deck as well as the schematic file for PSPICE. Note that in Figure 2.2, the negative coupling coefficients and subsequent negative inductances are captured in the winding polarity of the coupled inductors, which helps to illustrate a better physical sense of what the flux is doing. Figure 2.3 illustrates how the model can be used to determine parameter effects on the system design.



Figure 2.3: Simulation result of the effect of a change on the series inductance in the 3^{rd} harmonic control function.

2.3 Zero Sequence Harmonic Control in Three Phase Systems

By introducing one or more triple-n harmonics into the drive voltage of a three-phase machine, the rectified output voltage from grounded-wye windings can be controlled and subsequently regulated. To first-order, these triple-n harmonic voltages produce triple-n harmonic currents, and introduce negligible net torque on the rotor, effectively decoupling voltage regulation from drive.

The rectifiers in Figure 1.1 are designed to operate in the discontinuous conduction mode. In this case, rectifiers in winding 2 behave as peak detectors of the line-to-neutral voltages, with



Figure 2.4: Multiple Stator Connections Driving Three-Phase Rectifiers.

the dc output voltage given by

$$V_2 = V_{k1} \sin \theta_p + V_{k3} \sin(3\theta_p + \phi_3), \qquad (2.10)$$

where V_{k1} and V_{k3} are the amplitudes of the fundamental and third harmonic inverter voltages, respectively, ϕ_3 is the phase angle of the third harmonic relative to the fundamental and θ_p is the phase angle where the drive voltage is at a maximum. The angle θ_p is given by the extremum relation for the drive voltage

$$\frac{\mathrm{d}V_2}{\mathrm{d}\theta_p} = V_{k1}\cos\theta_p + V_{k3}\cos(3\theta_p + \phi_3) = 0, \qquad (2.11)$$

which unfortunately is transcendental.

Figures 2.6 and 2.7 illustrates how the dc output voltage will vary with third harmonic amplitude and phase for a rectifier operating in discontinuous mode. One notices that for a third harmonic phase $\phi_3 = \pi$, the dc output voltage is not only monotonic, but also linear with third harmonic voltage V_{k3} ; the reason for this is immediately obvious from Figure 2.5, as the peaks of the fundamental and third harmonic occur coincidentally. While not proven, it can be plausibly argued that while V_2 is monotonic with V_{k3} over various intervals for different values of ϕ_3 , linearity as well as the widest range of V_{k3} for monotonicity occurs only for $\phi_3 = \pi$.



Figure 2.5: Drive Waveform with Third Harmonic



Figure 2.6: Control surface for peak amplitude control using third harmonic voltage amplitude (V_3) and phase (ϕ_3) with fundamental voltage (V_1) held constant.

2.3.1 Voltage Output Control by Harmonic Amplitude Variation

The dc output V_2 of a grounded wye-connected rectifier can be controlled by varying the third harmonic voltage applied to the primary drive winding in Figure 1.1. For $\phi_3 = 0$, it can be exactly calculated (for a system that can be modeled as having no ac-side line inductance) that V_2 is monotonic with $|V_{k3}|$ for $|V_{k3}| > |V_{k1}|/6$ (at $|V_{k3}| = |V_{k1}|/6$, $|V_2| = \sqrt{3}|V_{k1}|/2$). The dependence of V_2 on V_{k3} is plotted in Figure 2.7(a) for values of ϕ_3 between 0 and π . At $\phi_3 = \pi$, V_2 is affine for $V_{k3} > 0$. At other value ϕ_3 closed-form solutions to $V_2(V_{k3})$ are likely to not exist, but numerical methods can be used to estimate where this function is monotonic. Figure 2.7(b) shows that experimental data does indeed agree with calculations.

The strategy used for π -phase harmonic control is founded on the fact that the peaks of the 3rd harmonic and the fundamental coincide. In this case, where we have assumed discontinuous current in the phase connections of the secondary windings and 1:1 turns ratio, the dc output voltage will be very nearly equal to the sums of the peak voltages, $V_{k1} + V_{k3}$. In the implementation, a closed-loop PI controller ensures as V_{k1} drops, which for example is the case when the speed is lowered, that the 3rd harmonic V_{k3} makes up the difference.



Figure 2.7: Peak amplitude control using third harmonic voltage amplitude (V_3) over a spread of phase (ϕ_3) with fundamental voltage (V_1) held constant.



(b) PI Control with Third Harmonic

Figure 2.8: PI Control of Dc Output Using Third Harmonic. The top trace shows V_2 , the dc output of the grounded-wye secondary winding.



Figure 2.9: T-Model for the Zero Sequence Circuit.

2.3.2 Zero Sequence Circuit

The zero sequence circuit is the portion of a multi-phase system where current can run in the same direction at the same time; it is that the part that is connected to one might call "common" to all the phases—with nomenclatures that include *wye* or *neutral*. Not all polyphase systems have a zero sequence path, often systems that do are called wye-grounded.

Zero Sequence Reactance in a Three Phase Circuit

A key issue in driving a zero sequence current through two magnetically coupled windings with grounded wyes is the effective magnetizing inductance, which is the phase-to-phase leakage in an induction machine, hence is typically kept as small as possible tfor good machine performance [6]. Figure 2.9 shows a zero sequence circuit model for an induction machine with two identical stators. Small magnetizing inductance M_0 results in high zero sequence reactive current and represents additional loss in the stator resistance R_s , as well as additional switch stress in the power electronics.

One method to increase the zero sequence reactance is to decrease the phase-to-phase coupling. Looking for the moment at the flux from phase a of a three-legged transformer,

$$\lambda_a = L_c i_a - k_p \frac{L_c}{2} i_b - k_p \frac{L_c}{2} i_c, \qquad (2.12)$$

which implies that for a balanced set of currents with k_p now less than unity, each leg must now support a higher volt-seconds, hence resulting in a larger core.

From this transformer picture of the inductance matrix, it becomes more obvious that the

amount of flux coupled to the secondary winding sorely depends on the coupling between the positive inductance windings (L_c) being large (i.e. nearly unity k_0^3), yet with little coupling (k_p) between adjacent phases (e.g. *a* and *b*). For a stator geometry with little saliency, which is mostly the case with induction motors, the coupling between phases tends to be typically high. When viewed as the single-circuit T-model illustrated in Figure 2.9, this results in a zero sequence magnetizing inductance that is deplorably small; a zero sequence transformer in series with the neutral current path alleviates this problem with the caveat that it is now the zero sequence transformer that must transfer essentially all the zero sequence power to the secondary side.

Zero Sequence Transformer Topologies

One solution to the problem of small magnetizing inductance is shown in Figure 2.10, where a zero sequence transformer with an acceptable magnetizing inductance is used in the wye connection; a turns ratio other than unity offers an additional degree of freedom in optimizing machine design through the scaling of the zero sequence voltage and current. This zero sequence transformer can be integrated into the machine back-iron, although this is not currently implemented.



Figure 2.10: Zero sequence transformer.

Power can be derived directly from the wye point as illustrated in Figure 2.11. In this topology, fewer rectifiers are required and a spit-capacitor ground is not needed; power to the output is derived solely from the zero sequence harmonics, so rectifier currents do not contribute to torque ripples, even without special accommodations in the control. Because the rectifiers only draw zero sequence current, standard field-oriented control schemes with fewer current sensors are more easily implemented.

 $^{3}k_{0} = M/L_{c}$ for identical stator windings.

Chapter 2 : Power Conversion Control By Zero Sequence Harmonics



Figure 2.11: Direct zero sequence transformer.

Although using a direct zero sequence transformer offers a number of advantages, the tradeoff is that all the dc output power is converted solely through a single-phase circuit, whereas the topology shown in Figure 2.10 allows, in certain regimes of operation, a portion of the power to be transferred to the output through the three phase circuit.

Under instances where the stator is not driven by an inverter, such as in an alternator, zero sequence harmonics can be exogenously driven through the wye as illustrated in Figure 2.12.



Figure 2.12: Exogenously driven zero sequence transformer.

2.4 Toward a Machine Design

Multi-use machines combine the challenges of both machine and transformer design. For example, in "standard" machines, insulation breakdown is a troublesome, but not a safety-critical

issue. In transformers where the primary is greater than some voltage threshold⁴ and where the secondary must be *safe*, the requirements for isolation (creepage and clearance) and insulation breakdown are strict and regulated by legislation.

While this section does not pretend to be a comprehensive treatise on the design of multiuse machines, nor does it suggest a design example, it attempts to offer some perspectives on the design limitations and advantages, which provides a motivation and some foundations for future work.

2.4.1 Fundamental Design Limitations

In the discussion of a machine design, there is an advantage to keeping the coupling between phases high, in very much the same way that a three-legged three phase transformer is better than three separate single phase transformers: the flux in each leg of the core has to carry only 1/2 of the flux than for each separate single phase transformer, resulting in a weight and volume savings for a given amount of apparent power.

2.4.2 Zero Sequence Control of Three-Phase, Three-Legged Transformer

2.4.3 Scaling Laws

The rationale for a multiple output transformer (i.e. 1: N: M:...) as opposed to multiple single transformers (i.e. 1: N, 1: M, ...) appears to be two-fold. As power conversion is combined into a single piece of magnetics, both weight and volume is lower than the aggregate of the single transformers; per unit power handling capability along with better overall window utilization.

Area Product

The power handling capability of a transformer is proportional to the area product A_p which is the product of the the window area W_a and the core cross-sectional area A_c ,

$$A_p = W_a A_c. \tag{2.13}$$

Both the weight and the volume of the transformer increase sub-linearly with A_p and hence also with power capability [7],

$$V \propto A_p^{0.75}.\tag{2.14}$$

 $\sim 35~ \sim$

 $^{^{4}\}mathrm{CE}$ standards are $60\mathrm{V}$

Window Utilization

Isolation between primary and secondaries requires the use of a substantial amount of insulating tape between windings or the use of a triple-insulated wire⁵ to meet safety standards (e.g. CE and UL). With a lower power winding, the insulation consists of a higher percentage of the overall cross-sectional area of the wire. This results in a lower window utilization K_u for lower power windings. A poignant example of this is illustrated in Figure 2.13, where the insulation is a significant fraction of the wire cross-section. Despite being a good fraction of the cross-section, the insulation is still much lighter than the enclosed copper so that the unit weight of the wire still increases pretty much linearly with its power handling capability.⁶

Induction Machine

In any case, when the voltage amplitude of the third harmonic is less than that of the fundamental, there will be a fundamental component in the stator current and hence will contribute a torque ripple. However, one expects that a large fundamental drive voltage occur at high speed, where cogging is not as significant of an issue. At zero or low speed, rectifier current will be zero sequence. These have consequences in terms of per phase winding and core utilization.

⁵Furukawa Tex-E[®].

⁶The power handling capability of a wire is related to its temperature rise for a given amount of current, hence is inversely proportional to unit resistance. Because of that, the amount of power that a wire can handle is proportional to cross-sectional area, or to the square of its diameter.


Figure 2.13: Better utilization of the wire cross-section by the conductor is unambiguous for larger diameters in triple insulated wire.

.

Chapter 3

Vector Drive Control

The general concern of a variable speed drive is accurate and fast control of speed. However facetious as this sounds, it is not so straightforward of an endeavor in an induction machine. Speed and torque have no easy relation to voltage and terminal currents as on a dc machine. One must expend more effort to implement the classic speed control loop that has a minor loop for torque.

3.1 Constant Volts per Hertz Drive

In an induction machine with constant slip, flux is inversely proportional to frequency. For operation with constant flux, the ratio of voltage to frequency is held constant. At a given flux, the maximum speed attained when the equivalent *back-EMF* equals the available inverter voltage. At higher speeds, one must operate the machine at a constant voltage, while the flux decreases with speed: this is know as *field-weakening* or constant-power operation. The maximum available torque falls roughly in proportion to the inverse square of the frequency.[4]

This type of drive is typically good for VSDs that generally operate in the steady and where the best transient performance is not required (e.g. HVACs operating under relatively constant load). In a closed-loop speed control system, response and its complement, disturbance rejection, is ultimately determine by the controllability of torque and hence flux. During a transient, neither constant slip, nor any value of slip is guaranteed with a constant V/Hz drive. In addition, at low speeds and high torques, the implied low voltage and high current means that voltage drops across the stator resistance become a serious limitation for a drive system whose control variable is terminal voltage.

While the advantage of constant V/Hz operation is that it is simple to implement and does not require current sensors except perhaps for fault detection, it is most likely not good enough for traction and generation applications like EVs where speed and torque is both widely and strongly varying. Attempts at enhancing this method of speed controller include [9], but because of advancements in digital signal processors and subsequent price competitiveness, field oriented control methods have become more popular and accessible for high performance applications.

3.2 Indirect Field Oriented Control

Field oriented control takes advantage of the relation given by Equation 2.5

$$\tau_m = \frac{3}{2} p \left(\lambda_{qr} i_{dr} - \lambda_{dr} i_{qr} \right)$$

to control the machine torque by specifying a flux and a current. If we set $\lambda_{qr} = 0$ and hold $\lambda_{dr} = \Lambda_0$ constant, then the torque is proportional to i_{qr} , which resembles how the torque relates to terminal current in dc machine.

$$\lambda_{qr} = 0 \tag{3.1a}$$

$$\lambda_{dr} = \Lambda_0$$
 Constant, (3.1b)

so the torque in Equation 2.5 can be written as

$$\tau = -\frac{3}{2}p\Lambda_0 i_{qr}.\tag{3.2}$$

 $\lambda_{qr} = 0$ implies that $\dot{\lambda}_{qr} = 0$ which results on the constraint in slip frequency

$$\omega_s = -\frac{r_r i_{qr}}{\lambda_{dr}} = \frac{r_r M}{L_{ar} \lambda_{dr}} i_{qs}.$$
(3.3)

The torque in stator coordinates is then given by

$$\tau = \frac{3}{2} p \frac{M}{L_{ar}} \Lambda_0 i_{qs}. \tag{3.4}$$

An estimator for λ_{dr} can be derived from the first order differential equation

$$\dot{\lambda}_{dr} + \frac{r_r}{L_{ar}} \lambda_{dr} = \frac{r_r M}{L_{ar} i_{ds}},\tag{3.5}$$

where $T_r = L_{ar}/r_r$ is referred to as the rotor time constant. λ_{dr} can then be programmed by

 $\sim 40 \ {\sim}$

 i_{qr} through a first-order transfer function,

$$\lambda_{dr} = \frac{M}{sT_r + 1}.\tag{3.6}$$

Field-oriented control methods require the control of the current in the stator that is magnetically linked to the rotor. In a multiple stator machine, this current measurement is corrupted by the additional loads presented by the secondary stators. This can be resolved by subtracting those load components from the primary stator currents to get the drive currents, which is described in §3.3. The field-oriented system illustrated in Figure 3.3 includes an implementation of a synchronous frame regulator. [10] gives a good discussion on tuning, stability and robustness of field-oriented controllers over parameter variations.

3.3 Cartesian Feedback in the Synchronous Current Regulator

The advantage of regulating current in the synchronous frame of reference is that the stator currents are represented as dc. In RF parlance, this is the consequence of *mixing down* the sinusoidal ac currents in the stator terminals to a dc baseband. In this synchronous reference frame, zero steady state error can be achieved by placing a pole at the origin in the controller, i.e. integral control. In the stator reference frame, the currents are sinusoidal and hence cannot have zero steady error for a proportional-integral controller.¹

By applying the conditions for field-oriented control in §3.2, the following state equations can be derived for the direct and quadrature stator currents from the state equations for $d\lambda_{ds}/dt$ and $d\lambda_{ds}/dt$:

$$-L_{as}\frac{di_{ds}}{dt} = r_s i_{ds} - \omega \left(L_{as} - \frac{M^2}{L_{ar}}\right) i_{qs} - v_{ds}$$
(3.7a)

$$-\left(L_{as} - \frac{M^2}{L_{ar}}\right)\frac{di_{qs}}{dt} = r_s i_{qs} + \omega L_{as} i_{ds} - v_{qs}.$$
(3.7b)

It is apparent from Equation 3.7a that there is a strong coupling term between the direct and quadrature axis currents that is proportional to the synchronous frequency.

A number of assumptions simplify the design of a controller for the Aardvark induction machine. A key assumption in designing the synchronous current controller is that the electrical

¹See Roberge[11] for a discussion on the error series derivation, which is germane to the tracking error of a proportional-integral controller to a sinusoid.

time constants of the machine are much smaller than the mechanical time constants. This is important because it allows us to satisfy the condition that the bandwidth of a minor loop be higher than the outer loop crossover frequency.

3.4 Integrator Anti-Windup

There are two output limits in any real inverter: current limit and voltage saturation (i.e. compliance of the current source). The maximum current that ought to be allowed depends on the physical limits of the power devices and the load. Voltage saturation is the result of a finite dc bus voltage, hence limiting the time rate of changes in flux $(d\lambda/dt)$. In the short-time scale, this is due to the time rate of change in current (di/dt), and on the longer time scale (or steady state) by winding resistances (stator and rotor) and to the time rate of change of mutual inductance, which is proportional to the speed ω . Abstractly, by the product rule

$$v = \frac{\mathrm{d}\lambda}{\mathrm{d}t} = L\frac{\mathrm{d}i}{\mathrm{d}t} + i\frac{\mathrm{d}L}{\mathrm{d}t}.$$
(3.8)

Voltage saturation level is actually subtle: when one wants an inverter output with as few harmonics as possible, saturation occurs when the peak amplitude of the sine wave fundamental equals the one-half of the dc bus voltage for the half-bridge inverter (the full dc bus voltage for a full-bridge inverter); however, if over-modulation is allowed, the fundamental amplitude can be as high as $4/\pi$ times larger by applying 100% duty cycle for 50% of the time, i.e. a symmetric square wave.

In terms of dq-axis quantities the current limit

$$i_{s,max}{}^2 \le i_{ds}{}^2 + i_{qs}{}^2. \tag{3.9}$$

The voltage saturation limit in this dq space

$$v_{s,max}^{2} \le v_{ds}^{2} + v_{qs}^{2}. \tag{3.10}$$

From a control perspective, either limit presents itself as a classic actuator saturation. In a controller that integrates the error between the command (or reference) and the output, this error accumulates causing a large overshoot even when the actuator comes out of saturation and the setpoint been reached. That which is not a classical about this situation is the limitation of the magnitude of a vector of control variables (a MIMO system); a further complication is that the integrator in the controller is designed with an integrator for each variable so that there

 $\sim 42 \ \backsim$

will be zero error in the steady state.

From Equation 3.4, i_{ds} programs the flux in the machine and i_{qs} programs the torque. Typically, the flux is programmed to some optimal value below the rated motor speed; above this speed, the flux is decreased in inverse proportion to the speed, resulting in a constant power operating regime. If we assume that the speed changes at a much lower rate than the torque, the dynamics to consider in the controller design are that of the torque while that of the speed over the relevant time scale is invariant.

The condition for voltage saturation in Equation 3.10 allows for one degree of freedom, which we choose to be v_d . In the polar coordinate frame, the contour is described by

$$\theta = \cos^{-1} \frac{v_{ds}}{v_{s,max}}.$$
(3.11)

This allows i_{ds} to still be programmed through v_{ds} during saturation as illustrated in Figure 3.1.

In arranging the saturation conditions this way, we maintain the dc motor analogue, where the torque is constrained while the flux remains a free variable.²

The speed is also controlled by a PI controller, but it has SISO (single input, single output) dynamics, with an LTI function of the error commanding a torque, which we assume to be proportional to stator quadrature current i_{qs} . The field, or flux is proportional to i_{ds} which value is determined by a field-weakening function of speed that we presume to have no dynamics.³ We would like to saturate the output of the controller for any of several reasons: a current limit given by Equation 3.9, a mechanical damage torque limit, and an electrical torque limit which depends on the flux⁴. The signaling of either these limits results in a relatively straightforward anti-windup strategy, such as limiting the speed-control integrator.

The current limit is the result of a number of factors. As already mentioned, these include a hard current limit to prevent physical damage and current source compliance due to a finite inverter voltage. Because the speed controller is much slower than the current controller, its integrator winds up at a much lower rate. We would like to signal a saturation from the current controller to the speed-control integrator only for longer time scale saturation events due to such things as demanding more torque than what is within the limits of the setting for the flux. If the speed controller with its field-weakening algorithm and torque limits were ideal, these longer time scale voltage saturation events would not occur; however, time-varying parameters

 $^{^{2}}$ In a speed controller with field weakening, flux is a non-linear function of speed.

³Only perhaps presumptuous in that the flux dynamics have a time scale in the neighborhood of the rotor time constant (T_r given in Equation 3.5), which we assume to be much smaller than the mechanical time constants. ⁴The electrical torque limits can be precalculated from the flux.



Figure 3.1: Contour of the saturation limit for the synchronous current regulator and the allowed trajectory in dq-space. There is a maximum torque limit that can also be described on the dq axis, but ought to be considered as part of the speed controller and not included in this diagram.

such as stator and rotor resistances, as well as nonlinearities in the iron permeability may well cause the speed controller to ask for more than the current regulator can provide.

The question is how does one determine the cause of the voltage saturation. Recall Equation 3.8. One way to do that is to keep track of the magnitude of the time derivative of the current di/dt during the voltage saturation. If

$$\left\| \frac{\mathrm{d}}{\mathrm{d}t} \begin{bmatrix} i_{ds} \\ i_{qs} \end{bmatrix} \right\|_2 \le \epsilon \tag{3.12}$$

where ϵ is some threshold while the voltage is still saturated, then current controller signals a saturation event to the speed controller.

3.5 Simulation

| Stator Resistance | R_a | 2.0Ω |
|-------------------------------|-------|--------------------------------------|
| Rotor Resistance | R_2 | 1.5Ω |
| Stator Reactance [†] | X_1 | 2.8Ω |
| Rotor Reactance [†] | X_2 | 2.8Ω |
| Mutual Reactance [†] | X_M | 42.09Ω |
| Free Moment of Inertia | J_0 | $0.0168 \text{ kg} \cdot \text{m}^2$ |

Table 3.1: Aardvark Machine Parameters^[2]

The electrical parameters for the Aardvark induction machine are listed in Table 3.1. These parameters were derived by J. Holloway in [2] from a non-linear least square fit to the start up transient of the induction machine using IEEE blocked-rotor and no-load tests as well as impedance measurements for values for the initial guess.

The parameters in Table 3.1 along with an indirect field oriented controller and the strategies for anti-windup form the basis for a Simulink[®] model and simulation. Figure 3.2 predicts good transient performance under step speed reversals and steps in torque load. A diagram of the simulation can be found in Appendix C.

 $^{{}^{4}}$ Reactances are customarily referenced to 60 Hz.



Figure 3.2: Simulation of induction motor under field-oriented control with speed and torque load steps.

 $\sim 46 \ {\sim}$

3.6 Implementation

The controller illustrated in Figure 3.3 is currently being implemented with *minimal current* sensing as described in §4.4.2. There were a number of issues that precluded the inclusion of results in this thesis. These included a number of hardware issues that included slow and erratic behavior in the opto-coupler circuit for the speed sensor and incorrect gains in the current sensing circuits. In the firmware, timing miscues in the field oriented control routine caused incorrect updates to the PWM routine.

A new opto-coupler circuit, as well as current sensing circuitry have been designed and tested, but not yet integrated into the motor controller. Field-oriented control firmware is currently being debugged and results are forthcoming.



Figure 3.3: Implementation of a field-Oriented controller for a multi-use induction machine. The secondary dc output is regulated by varying the 3^{rd} or other zero sequence harmonic in the PWM inverter. In this diagram, the turns ratios between the stator windings and the ratios in the zero sequence transformer are assumed to be 1:1. Other turns ratios are possible by proper scaling when subtracting the transformed stator winding currents.

Chapter 4

Inverter Design

4.1 Power Module and Digital Signal Processor

A half-bridge inverter was designed around International Rectifier's PIIPM15P12D007 programmable isolated integrated power module. The power module contains the power electronics (e.g. IGBTs, gate drives, etc.), ac mains rectifiers, as well as a TI TMS320LF2406A DSP for digital control of the digital control of the motor drive and for any zero sequence control of dc output voltages.

The combined power electronic and control platform used in this thesis is shown in Figure 4.1. The PIIPM15P12D007 from International Rectifier (IR) combines all the necessary power electronics (i.e. IGBTs, gate drives, and protection) with a TMS320LF2406A control-optimized DSP from Texas Instruemnts, along with associated sensors, peripherals, auxiliary supplies, and communications (e.g. RS485, JTAG, CAN). Although this platform has been discontinued by IR, it is close to an ideal model for the development of digital motor control systems.

4.2 Sine Wave Generation

4.2.1 Synchronous PWM

In variable speed drive, the inverter fundamental frequency varies with speed; in a field-oriented controller, it also varies with torque. When using a constant PWM frequency, non-integer ratios between the PWM frequency and the fundamental result in subharmonic content as a result of the "beating". *Synchronous PWM* was achieved by vaying the PWM switching frequency about a nominal (e.g. 10 kHz) so that the switching frequency is always a multiple n of the generated sine wave; an algorithm for hysteresis about the transition points of n was included





(c) PIIPM Block Diagram

Figure 4.1: International Rectifier's Integrated Power Module[12]

to eliminate switching frequency jitter and oscillation. A good discussion of synchronous PWM can be found in [13].

4.2.2 Table-Based Implementation

A sine wave drive with low spurious harmonic content is important for rectifier output voltage control. The three-phase inverter is based on a 108-element sine reference table that drives a symmetric PWM whose output is illustrated by the MATLAB plot in Figure 4.2. The size of the table was chosen to be both a multiple of 3 (aligned three-phase system) and 4 (quarter-wave symmetry). This results in a THD (total harmonic distortion) of 1.71% and a maximum error of 2.90%.

Table 4.1: THD and Maximum For a DLT Sine Reference Using Different Interpolating Functions

| Interpolating Function | THD (%) | Maximum Error (%) |
|------------------------|---------|-------------------|
| ceiling() | 3.37 | 5.81 |
| floor() | 3.37 | 5.81 |
| round() | 1.71 | 2.90 |

Although not implemented, an equivalent 27-element quarter-wave table could be used. The generation of the third harmonic is achieved by accessing every third table entry during each PWM update. A key to the generation of a sine wave with low harmonic content is the alignment of the PWM switching instances with the table element entries, which ensures synchronous PWM. A discussion of table-based implementations are presented in [14]. Figure 4.4 shows no harmonic content to at least 1.25 kHz with a 60 Hz fundamental and a third harmonic amplitude that is 50% of the fundamental. The algorithm is simple computationally because it performs only a direct table lookup and does not require interpolation. With this algorithm, the resolution for third harmonic phase modulation is determined by the size of the table. If a better resolution is required without the penalty of a large table size, interpolation for only the third harmonic lookup is required.

4.2.3 Parabolic Approximations

Real-time, on-the-fly second order approximations are a good alternative to look-up table based implementations. Angular resolution is limited only by the working precision of the desired number type. A second-order approximation requires at most three multiplications and three



Figure 4.2: Sine reference created from a 108-element direct-lookup table.



Figure 4.3: THD and maximum error versus table length N for a sine reference using a direct lookup table.



Figure 4.4: Inverter output voltage.



Figure 4.5: Inverter Current for Fundamental + 25% Third Harmonic

 $\sim 53 \sim$

additions; a half-wave approximation requires one compare while a quarter-wave approximation requires at most three compares, if one assumes the argument to the approximating function is already limited to principal values, i.e. $[0, 2\pi]$. Over the approximating interval (e.g. $[0, \pi]$ for a half wave),

$$S(\theta) = x_2(\theta - x_1)^2 + x_0 \tag{4.1}$$

A number of authors have used parabolic approximations for *DFSS*(direct-digital frequency synthesis) in communications, but have used either a three-point fit (zero crossing and peak with no errors) [15], least-squares fitting [16], or Taylor series approximations[16, 17]. In addition, 4th order approximations based on doubly iterated parabolic approximations have been proposed [15]. In the proceeding sections, we will see that choosing the appropriate metric for the fitting optimization gives a more appropriate result for an intended application. Only a second order approximation is shown, but a higher order iterated parabolic approximation with the appropriate metric can easily be implemented.

The coefficients of the approximation are chosen in some optimal way:

- Maximizing the fundamental.
- Minimizing harmonic distortion.
- Minimizing percentage error.
- Zero error at the endpoints.
- Zero error at the peak.
- Zero error at the zero crossings.
- \mathcal{L}^1 optimal.
- \mathcal{L}^2 optimal, which minimizes the mean square error.
- \mathcal{L}^{∞} optimal, which minimizes peak error.
- And so forth ...

In general, these conditions do not result in the same coefficients and are sometimes conflicting. As a second-order approximation, only three degrees are freedom are available.

As a sine reference for an inverter, values of the approximating function must match at the endpoints of the sub-intervals; this does not necessarily mean that there must be zero error at

 $\sim 54 \ {\sim}$

these points. However, enforcing zero error at the zero crossings minimizes crossover distortion and prevents an ambiguity that could lead to a systematic dc offset.

In the case of a half-wave approximation, enforcing zero error at the zero crossings leaves only one degree of freedom for any other optimization, whereas in the quarter-wave approximation, two degrees of freedom are still available, which in reviewing Tables 4.2 and 4.3, result in better optimization figures of merit.

In the calculation of the Park's transform, it seems reasonable that the sine approximation be \mathcal{L}^{∞} optimal, which results in the smallest peak error for the calculation of d-axis and qaxis quantities, while the sine reference for the inverter may use coefficients that reduce total harmonic distortion. Ultimately, it is a multi-parameter design optimization in the design of the inverter where proper weighting of such things as torque ripple and efficiency in the machine, controller stability, among many others, must be taken into consideration.

Minimizing total harmonic distortion is not equivalent to maximizing the fundamental, which is equivalent to minimizing the objective function

$$\mathscr{G}(x_0, x_1, x_2) = \left| \int_0^{2\pi/n} \sin^2 \theta' \, \mathrm{d}\theta' - \int_0^{2\pi/n} \left[x_2(\theta' - x_1)^2 + x_0 \right] \, \sin \theta' \, \mathrm{d}\theta' \right| \tag{4.2}$$

$$= \left| \int_{0}^{2\pi/n} \mathscr{E}(\theta') \sin(\theta') \,\mathrm{d}\theta' \right| \tag{4.3}$$

where n is the number of sub-intervals and the error

$$\mathscr{E}(\theta) = \mathcal{S}(\theta) - \sin \theta. \tag{4.4}$$

Total harmonic distortion (THD) when the dc term is zero, is defined as the ratio of rms value of the harmonics in the waveform to the rms value of the fundamental,

THD =
$$\sqrt{2\left(\frac{\frac{1}{2\pi/n}\int_{0}^{2\pi/n}S^{2}(\theta')\,\mathrm{d}\theta'}{a_{1}^{2}}-1\right)}$$
 (4.5)

where a_1 is the fundamental Fourier coefficient,

$$a_1 = \frac{n}{\pi} \int_0^{2\pi/n} \mathcal{S}(\theta') \sin \theta' \,\mathrm{d} heta'.$$

 $\sim 55 \ {\sim}$

Optimizing for total harmonic distortion is equivalent to minimizing

$$\mathscr{G}(x_0, x_1, x_2) = \frac{\int_0^{2\pi/n} \mathcal{S}^2(\theta') \,\mathrm{d}\theta'}{a_1^2},\tag{4.6}$$

which is proportional to the reciprocal of the square of the distortion factor. The distortion factor is the ratio of the rms of the fundamental to the rms of the waveform.

The \mathcal{L}^{∞} norm to minimize becomes

$$\mathscr{G}(x_0, x_1, x_2) = \|\cdot\|_{\infty} = \sup\{|\mathscr{E}(\theta)| : \theta \in [0, 2\pi/n]\},\tag{4.7}$$

and the \mathcal{L}^2 norm, or least-squares objective

$$\mathscr{G}(x_0, x_1, x_2) = \|\cdot\|_2^2 = \int_0^{2\pi/n} \mathscr{E}^2(\theta) \,\mathrm{d}\theta'.$$
(4.8)

Half-Wave Approximation

A half-wave approximation is an optimal second-order fit to each of two sub-intervals: $[0, \pi]$ and $[\pi, 2\pi]$. The error over the approximating interval are illustrated in Figure 4.6 for a fit to a unit amplitude sine wave. Table 4.2 was calculated in MATLAB using a uniform grid of 10,000 points using both constrained and unconstrained non-linear optimizations. The optimization for THD appeared sensitive to the initial conditions, which indicates that the minimum might be relatively flat, or that multiple local minima exist. For these calculations, the initial conditions for all the optimizations are the case for zero error at the peak and at the zero crossings.

Quarter-Wave Approximation

The quarter-wave approximation is an optimal second order fit to a sine wave over the interval $[0, \pi/2]$. Table 4.3 and Figure 4.7 shows that this approximation results in better values in comparison to the half-wave case for both THD and error, respectively. These calculations were performed with 100,000 points over the quarter-wave interval. In the unconstrained case, it seems that a lower THD was achieved by fitting using least squares than for fitting by directly optimizing THD, possibly similar reasons that the THD fit was sensitive to initial conditions in the half-wave case.

The quarter-wave approximation with an \mathcal{L}^{∞} -optimal fit results in slightly better THD and much better maximum error figures (1.67% and 1.65%, respectively) than in the 108-element



Figure 4.6: Error from parabolic half-wave approximations to a sine function with unit amplitude. $\mathcal{L}^1(-)$; $\mathcal{L}^2(\cdots)$; $\mathcal{L}^\infty(-\cdot)$; Maximal Fundamental (--); Minimum THD(-+-); Zero Error for Peak and Zero Crossing $(-\circ -)$.

| Goal | x_0 | x_1 | x_2 | G | THD (%) |
|------------------------|--------|---------|--------------|--------------------|---------|
| \mathcal{L}^1 | 0.9851 | 1.5708 | -0.4270 | 143 | 2.84 |
| \mathcal{L}^2 | 0.9802 | 1.5708 | -0.4177 | 2.9829 | 2.64 |
| \mathcal{L}^{∞} | 0.9719 | 1.5708 | -0.4051 | 0.0281 | 2.95 |
| Max. Fundamental | 0.9831 | 1.6286 | -0.4199 | $8.26	imes10^{-5}$ | 6.77 |
| Min. Distortion | 0.9924 | 1.5708 | -0.4229 | 0.0238 | 2.64 |
| Zero Crossing Error | | | | | |
| Zero Error Peak | 1. | $\pi/2$ | $-4/\pi^{2}$ | | 3.93 |
| \mathcal{L}^1 | 0.9721 | 1.5708 | -0.3940 | 240.30 | 3.93 |
| \mathcal{L}^2 | 0.9675 | 1.5708 | -0.3921 | 7.2249 | 3.93 |
| \mathcal{L}^{∞} | 0.9618 | 1.5708 | -0.3898 | 0.0382 | 3.93 |
| Max. Fundamental | 0.9689 | 1.5708 | -0.3927 | 0.0131 | 3.93 |
| Min. Distortion | 1.0000 | 1.5708 | -0.4053 | 0.0641 | 3.93 |

Table 4.2: Coefficients for Half-Wave Sine Approximations (10,000 point discretization for all calculations).

direct table lookup case (1.71% and 2.91%), in the case where there is no error at the zero crossings.

In addition to being useful as a sine reference for the inverter, a quarter wave approximation forms the basis for the \cos^{-1} function that is necessary to calculate the phase output¹ of the synchronous current regulator.

4.3 Three Phase Filters with Four Legs

A number of issues arise from currents and voltages at the PWM frequency (10-30 kHz). Among these include capacitive currents which can cause wear in bearings and cause inadvertent ground loops that cause additional inverter loading and create additional difficulties in sensor measurement. The PWM waveform is rich with harmonics, which makes electromagnetic compatibility another issue even with relatively PWM switching frequencies. A number of authors have have tried to analyze [18] and mitigate [19] these issues.

Three-phase filters are used to reduce the PWM frequency content from the inverter in driving the stator. Although these filters represent additional cost and component count, it reduces losses in both the stator windings and the core in addition to eliminating resonances

 $^{^{1}}$ Equation 3.11.



Figure 4.7: Error from parabolic quarter-wave approximations to a sine function with unit amplitude. $\mathcal{L}^1(-)$; $\mathcal{L}^2(\cdots)$; $\mathcal{L}^\infty(-)$; Maximal Fundamental (-); Minimum THD(-+); Zero Error for Peak and Zero Crossing $(-\circ -)$.

Chapter 4 : Inverter Design

| Goal | x_0 | x_1 | x_2 | G | THD (%) |
|------------------------|--------|---------|--------------|-----------------------|---------|
| \mathcal{L}^1 | 1.0341 | 1.7596 | -0.3445 | 34.63 | 1.27 |
| \mathcal{L}^2 | 1.0325 | 1.7676 | -0.3382 | 0.3518 | 1.19 |
| \mathcal{L}^{∞} | 1.0273 | 1.7723 | -0.3315 | 0.0139 | 1.32 |
| Max. Fundamental | 0.9948 | 1.7676 | -0.4133 | 8.76×10^{-5} | 1.32 |
| Min. Distortion | 1.0453 | 1.5708 | -0.3424 | 0.0492 | 1.32 |
| Zero Crossing Error | | | | | |
| Zero Error Peak | 1. | $\pi/2$ | $-4/\pi^{2}$ | | 3.8 |
| \mathcal{L}^1 | 1.0612 | 1.8730 | -0.3025 | 50.95 | 1.66 |
| \mathcal{L}^2 | 1.0524 | 1.8563 | -0.3054 | 0.6804 | 1.65 |
| \mathcal{L}^{∞} | 1.0378 | 1.8261 | -0.3112 | 0.0175 | 1.67 |
| Max. Fundamental | 0.9699 | 1.5744 | -0.3913 | $4.28 	imes 10^{-5}$ | 3.81 |
| Min. Distortion | 1.0455 | 1.8564 | -0.3034 | 0.0272 | 1.65 |

Table 4.3: Coefficients for Quarter-Wave Sine Approximations. (10,000 point uniform discretization for all calculations).

due to parasitics and inductance nonlinearities from high frequency effects, which can couple changes in zero sequence current to dq-axis flux.

There are a number of ways to do three phase filters; among the most convenient is to use series inductors and shunt capacitors between the inverter output and the motor. Figure 4.8 shows such a filter with the capacitors connected across the line in a Δ configuration which similar to that used in [20, 21]. This configuration filters only line-to-line currents and is useful in circuits where the wye is ungrounded, or where one wants the neutral to have a low impedance. It is apparent from the filter response that the attenuation on the line with frequency is 2nd order, but only a 1st order *LR* response between the resistive load and series inductance for the the zero sequence path. The single-phase, off-line analogy is using differential inductors with *X-capacitors* (line-to-line).

In a multi-use application, both line and neutral currents require filtering. The filter in Figure 4.9 attenuates high frequencies from both phase and zero sequence components identically. This topology suffers if there are mismatches in the line-to-neutral capacitors by unbalancing the response, hence converting some of the differential current to common mode, which is reminiscent of what happens with *Y*-capacitors in single-phase, off-line applications.

The improved filter illustrated in Figure 4.10 is more complicated because it uses a coupled inductor along with series inductors and shunt capacitors. This circuit is a novel three-phase, four-wire derivation of the coupled inductor filters in [22, 23, 24] In this topology, the zero



Figure 4.8: Line-to-line filter with delta-connected capacitors do not filter zero sequence components, but provide additional inductance in the zero sequence path. Filter response with Y-connected 10 Ω resistive load. (-) Line Response; (--) Zero Sequence Response.(LTSpice)



Figure 4.9: Typical three phase filter for both phase-to-phase and zero sequence components. Zero sequence may be introduced by mismatches in filter components. Filter response with Y-connected 10 Ω resistive load. (-) Line Response; (--) Zero Sequence Response.(LTSpice)

sequence components are filtered separately from the positive and negative sequence components. Because the coupled inductor is connected similarly to a common-mode choke, the net flux in the core is only that of the zero sequence current if the leakages between each leg is small enough. This topology is necessarily better than using just a common-mode choke because power is a significant amount of power is expected to be carried on the neutral (i.e. zero sequence), which benefits by having a filter with a 2nd order response; this is quite different from the single-phase, off-line case where one tries to minimize the current in the ground wire.

There are a number of considerations in the design of these three-phase filters from the perspective of doing current control (§3.3): ignoring the filter by placing the filter breakpoints well above the current-loop crossover frequency, or including the filter in the plant dynamics. In either case, the fact that filter damping depends on the resistance seen at the stator drive terminal (i.e. rotor effective resistance and secondary stator rectifier load) becomes an issue at light loads. Typically, the series resistance of the inductor and the stator provide a bound on the damping. If additional damping is required, small series resistances can be added to the capacitor, and if the degradation in the filter response by doing this is not acceptable, explicit dampening legs can be placed in parallel to the capacitors.

4.4 Minimal Implementations for Phase Current Measurement

For field-oriented drive control, only the positive and negative sequence (or equivalently, the daxis and q-axis) currents need to be measured because zero sequence current does not contribute to torque. Zero sequence current measurement, however, may be useful for detecting overcurrent conditions in the power conversion circuit.

4.4.1 Balanced Three Phase, Wye Grounded and Ungrounded

In a balanced three-phase line,

$$i_a + i_b + i_c = 0. (4.9)$$

In this case, there are only two independent variables (e.g. i_a , i_b) to be measured. The third can be calculated, $i_c = -(i_a + i_b)$.

When the the wye is ungrounded, there can be no zero sequence current, which is the

 $\sim 63 \ {\sim}$

ς.



Figure 4.10: Three phase filter with additional coupled inductor stage for zero sequence components. Filter response with Y-connected 10Ω resistive load. (-) Line Response; (--) Zero Sequence Response.(LTSpice)

simplest balanced three-phase case for current measurement.

$$i_a = I \cos(\omega t)$$

$$i_b = I \cos(\omega t - 2\pi/3)$$

$$i_c = I \cos(\omega t + 2\pi/3)$$

When the wye is grounded, but the currents are still balanced even though there is a zero sequence current, i.e.

$$\begin{split} i'_a &= \frac{i_0}{3} + i_a = \frac{i_0}{3} + I\cos(\omega t) \\ i'_b &= \frac{i_0}{3} + i_b = \frac{i_0}{3} + I\cos(\omega t + 2\pi/3) \\ i'_c &= \frac{i_0}{3} + i_c = \frac{i_0}{3} + I\cos(\omega t - 2\pi/3), \end{split}$$

Equation 4.9 still holds, and only two current sensors are needed to recover the sequence currents. This can be accomplished by subtracting the 1/3 of the zero sequence current from each of the phases on each of the sensors.

4.4.2 Multiple Stator

In a machine with multiple stators, a field oriented controller requires access to the component of the phase currents in the stator that links flux to the rotor. While a detailed model of the leakage inductances and coupling coefficients is required for the exact currents, these parameters are generally time-varying and nonlinear because of the effects of temperature and magnetic saturation.

Several approximations are appropriate in the Aardvark induction machine. Because the stator primary and secondaries are wound in-hand, one can assume that these windings are well-coupled. This means that the current in the magnetizing inductances is small relative to the overall phase current. The remaining phase current then consists of the currents from the rotor and the secondaries reflected back to the primary.

In a machine with unity turns ratio between the primary and secondaries and with good coupling in the stator-stator windings, as it is in the Aardvark machine, the phase currents reflect back to the primary. In this way, the correct linear combination of current measurements from the different stator windings recovers the rotor-linked flux current as Figures 4.11 and 4.12 illustrates. The recovery of the linked current in these figures is calculated based on the assumption that there is good coupling of the zero sequence, which is the case since a zero



Figure 4.11: Illustration of how the phase current that links flux to the rotor (I_{rec}) can be recovered from a linear combination of current measurements from different stator windings. I_{a1} is the current phase *a* of the primary, I_{n1} is from the neutral of the primary, and I_{a2} is that of phase *a* of the secondary.

sequence transformer was part of the circuit². The recovered linked current is

$$I_{rec} = I_{a1} - I_{a2} - \frac{2}{3}I_{n1}.$$

4.4.3 Estimation from Inverter Current Out of the DC Bus

A common objection to the idea of using an induction motor as a multi-use machine is that such a large number of current sensors are required. In a "normal" machine, the phase currents are balanced and there is no zero sequence current, hence only two current sensors are required for field-oriented control. With a multi-use machine, one expects that at best two current sensors are required for each addition stator winding.

The idea of using a single current sensor on the dc link along with the already available knowledge of the switching states has been demonstrated in [25, 26]. By extending this idea from the inverter dc link to the output dc buses, only one additional current sensor is required

 $\sim 66 \ \backsim$

²See Figure 2.10.



Figure 4.12: The FFT of the currents used in the recovery of current that links flux to the rotor. The dc components were subtracted and a Hanning window was used.

for each secondary stator winding, which will probably be necessary anyway for short-circuit and overload sensing and protection.

Chapter 5

Firmware Design

The DSP programme is multi-tasking and real-time. The typical approach is to use a real-time operating system (RTOS). In this design, I have used a program architecture that does not use an RTOS, but is multi-tasking and real-time.

The architecture uses a round-robin approach within a superloop with preemptive tasks handled by interrupts. Although events are handled within the super loop, tasks do not run to completion, but rather, are time-sliced. In addition, a number of persistent data structures are shared publicly among the tasks and are not explicitly protected by an operating system. Semaphores are included as part of these data structures a means for mutual exclusion, but each task is responsible for checking and setting these semaphores.

This architecture is advantageous for small programs where both the intellectual and programmatic overhead of an RTOS is undesired. A certain coding discipline is required as is understanding the timing requirements of particular routines. In any case, multi-tasking, realtime firmware is not for the unwary.

5.1 Time Slicing Algorithm

The task functions in the main loop are time triggered from a hardware counter. As each function is called in the main loop, it checks the counter to determine whether it should be in an active state or a wait state. When the function, or more precisely the task, becomes active, one iteration is performed. Actually, the function may actually iterate several times, it depends on just how the task is defined. This task iteration runs to completion and only can be preempted by an interrupt. For this scheme to work, the task iteration must complete within the timing limits set by the timing budget, which must be decided at design-time. In addition, interrupts add to the iteration time, hence a timing margin for each task is needed

for the worst-case interrupt scenario, which includes context saving and loading along with the actual service routine. It goes without saying that there can only be few interrupts and that the interrupt service routines (ISR) must be short. There are a few ways to ensure this, for example the ISR can either complete the task quickly or set a flag to wake a normal task. In this architecture, it is important to note that tasks are created at design-time and cannot be spawned.

Table 5.1 shows the execution times and approximate periods for each of the tasks tasks. $update_PWM()$ and controlV3() are normal task functions while $periodic_ISR()$ is an ISR that completes its task quickly.

One may notice that the periodicity for the example functions in Table 5.1 to be rather slow. Let's examine the slowest, *control_V3()*. Because the output voltage is controlled on the peaks of a three-phase waveform, in which 60 Hz is the highest frequency, the fastest that one can actuate a control is three times 60 Hz or 180 Hz, which also true for π -phase 3rd harmonic control. The most periodic is *periodic_ISR()*, which updates the PWM duty cycle from a 108element sine reference table. At the fastest which is 60 Hz, the update rate is 1/108th of a 60 Hz period which is 154 μ s.

Table 5.1: Examples of Task Timing

| Task | Execution | Period |
|------------------------------|---------------|-----------------|
| update_PWM() | $111 \ \mu s$ | $500 \ \mu s$ |
| $periodic_ISR$ | $8 \ \mu s$ | $154 \ \mu s$ |
| $\operatorname{controlV3}()$ | $117 \ \mu s$ | $1 \mathrm{ms}$ |

5.2 Data Structures

As currently implemented, several persistent data structures are shared among different tasks. For example *sin_pwm* contains information about the switching frequency, fundamental and harmonic frequencies and amplitudes, among others; *VFRamping* is used for volts per hertz ramping and contains information about the voltage and frequency steps of the drive, as well as the ramp rate.

While it may be considered memory intensive to have too many persistent data structures, in the currently limited use case for this application, all the tasks remain active, so it seems appropriate in many cases to use these persistent data structures rather than maintain a *mailbox*, or some other means of data passing. Hardware registers and other peripherals are generally abstracted from the general tasks by a data structure such as sin_pwm . Each of these data structures maintained by a separate task such as $update_PWM()$ that updates the peripherals and lower level drivers and ensures that there are no collisions during these updates.

5.3 Output Voltage Regulation Module

The algorithm for the regulation of dc rectifier output using the π -phase 3rd harmonic is illustrated in the UML¹ activity diagram in Figure 5.1. This diagram describes what happens during a single time slice.

The maximum amplitude for the 3^{rd} harmonic voltage is determined by the available voltage headroom, i.e. 100% PWM duty cycle at the peak of the inverter output, which is a combination of 1^{st} and 3^{rd} harmonics.

5.4 Synchronous PWM Module

Updates to the PWM module occur all at once. During an update all tasks are mutually excluded from the PWM data structure. $update_PWM()$ has the job of brokering the transfer of PMW parameters from the higher level tasks to the interrupt service routine as well as making all the low-level calculations. Every task gets a chance to update sin_pwm because of the end position in the round-robin queue of $update_PWM$. $update_PWM()$ checks a semaphore to see if the $periodic_interrupt_isr()$ is being handled, and if not, excludes the this interrupt service routine and updates the parameters.

Synchronous PWM is implemented so that the switching frequency is an integral multiple of the highest zero sequence harmonic and hence also the fundamental. The actual multiple used to determine the switching frequency changes as upper and lower boundaries. To prevent oscillations near the boundaries, hysteresis is included in the algorithm.

5.5 Synchronous Current Controller

The main function for the synchronous current controller is illustrated in the activity diagram in Figure 5.2. The synchronous current controller keeps track of the voltage and current limits and calls appropriate handlers during voltage saturation and soft overcurrents.

 $^{^{1}}$ (UML—Universal Modeling Language, although it isn't claimed that these diagrams are compliant to the most recent standards.



Figure 5.1: Activity diagram for closed-loop control of dc output using a proportion-integral controller with accumulator anti-windup along with overflow and underflow control.


Figure 5.2: Activity diagram for control of stator current in the synchronous frame using a proportional-integral controller with accumulator anti-windup along with overflow and underflow control.

Chapter 6

Conclusions and Future Work

A number of challenges were surmounted which resulted in a number of innovations. An enabling concept has been the use of zero sequence harmonics where the peak of the fundamental coincides with a peak of the harmonic to control the dc rectifier output of a secondary on the stator. This concept has been demonstrated in a 1.5 hp induction machine using a closed-loop, proportional-integral controller to control a π -phase third harmonic so that a dc output can be regulated. Another enabling concept has been the use of a zero sequence transformer, which allows the efficient transfer of zero sequence harmonics to the secondary.

To realize the system, an inverter and drive control had to be developed. The design of the inverter was crucial in that it had produce an accurate sine wave and superposing it with any other harmonic without overwhelming the digital signal processor. Two implementations were carefully analyzed: a table-based sine reference and a parabolic approximation to pieces of the sine. Ultimately, the parabolic approximation appears superior to a stored table that can easily fit into the DSP. In the future, it may be possible to implement a 4th-order approximation using a doubly-iterated parabolic approximation, which in the literature appears to have excellent performance.

Two drive control methods have been developed. The volts per hertz drive has been successfully implemented while the indirect field-oriented controller has been shown to work in simulation, but with results of the implementation forthcoming. A number of practical and theoretical issues arise with the field-oriented controller. These include anti-windup, cross-coupling of the dq-axis variables in the plant and the implementation of current regulator. The synchronous current regulator for a multi-use machine is different than what is commonly used in field-oriented controllers in that it must supply a drive current that links flux to the rotor, but must also provide a voltage with which to regulate a dc rectifier output. In a sense, it must be both a current and a voltage source. Such a thing is possible using feedback so that

the fundamental is controlled as a current loop and the zero sequence harmonics controlled by a voltage loop. To achieve this, the inputs are conceptually the frequencies and voltage amplitudes of the fundamental and harmonics, along with a phase, which are essentially polar coordinates, as opposed to the Cartesian d- and q axis variables.

Included is a preliminary analysis of what might be possible with the idea of multi-use machine, by quoting some rough scaling laws.

To achieve this, a number of analysis and simulation tools have been developed, in MAT-LAB, Simulink and SPICE. Some concepts, some of which are novel, have been reframed into appropriate contexts.

Future results include implementation results from the field-oriented controller along with a careful analysis of an example design for a multi-use machine, so that better comparisons with competing technologies can be made.

Appendix A SPICE Deck for Multistator Transformer

A.1 PSPICE-Wye-Ungrounded

* Schematics Netlist *

| L_L4 | \$N_0001 \$N_0002 {Lc/2} |
|--------------|--------------------------|
| L_L6 | \$N_0003 \$N_0004 {Lc/2} |
| L_L5 | vz0 \$N_0002 {Lc/2} |
| L_L8 | \$N_0003 vz0 {Lc/2} |
| L_L7 | \$N_0005 \$N_0006 {Lc/2} |
| L_L14 | \$N_0007 \$N_0008 {Lc/2} |
| L_L17 | \$N_0009 \$N_0010 {Lc/2} |
| L_L15 | \$N_0007 vz1 {Lc/2} |
| L_L13 | \$N_0011 \$N_0012 {Lc/2} |
| L_L18 | vz1 \$N_0012 {Lc/2} |
| L_L16 | vz1 \$N_0010 {Lc/2} |
| L_L1 | \$N_0013 \$N_0001 {Llk} |
| L_L2 | \$N_0014 \$N_0004 {Llk} |
| L_L3 | \$N_0015 \$N_0005 {Llk} |
| L_L10 | \$N_0011 \$N_0016 {Llk} |
| L_L11 | \$N_0008 \$N_0017 {Llk} |
| L_L12 | \$N_0009 \$N_0018 {Llk} |
| V_Vb | \$N_0019 \$N_0020 |
| +SIN 0 {Vk1} | {f1} 0 0 240 |
| V_Vc | \$N_0021 \$N_0020 |
| +SIN 0 {Vk1} | {f1} 0 0 120 |
| V_Vn | \$N_0020 0 |
| +SIN 0 {Vk3} | {f3} 0 0 0 |
| D_D8 | \$N_0022 v01 Dbreak |





Figure A.1: Wye-Ungrounded

.

```
D_D9
             $N_0023 v01 Dbreak
D_D10
              $N_0024 v01 Dbreak
D_D11
             v02 $N_0022 Dbreak
D_D12
             v02 $N_0023 Dbreak
D_D13
             v02 $N_0024 Dbreak
Kn_K1
              L_L4 L_L6
+ L_L13 L_L14 {kp}
Kn_K4
              L_L5 L_L7
+ L_L17 L_L18
                {kp}
Kn_K7
              L_L8 L_L9
+ L_L15 L_L16
                {kp}
R_R1
             $N_0025 $N_0013 1
R_R2
             $N_0019 $N_0014 1
R_R3
             $N_0021 $N_0015 1
R_R4
             $N_0016 $N_0022 1
R_R5
             $N_0017 $N_0023 1
R_R6
             $N_0018 $N_0024 1
V_Va
             $N_0025 $N_0020
+SIN 0 {Vk1} {f1} 0 0 0
C_C1
             v00 v01 1000uF
C_C2
             v02 v00 1000uF
R_R7
             v00 v01 200
             v02 v00 200
R_R8
             v00 vz1 100MEG
R_R11
             0 vz1 1
R_R9
L_L9
             vz0 $N_0006 {Lc/2}
. PARAM
               f1=60 f3=180
. PARAM
               kp=1 k0=1
               Lc=100mH Llk=100uH
. PARAM
.PARAM
               Vk1=300 Vk3=0.001
** Analysis setup **
.tran Ons 2
.OPTIONS ABSTOL=10pA
.OPTIONS RELTOL=0.005
.OPTIONS VNTOL=10uV
.OP
* From [PSPICE NETLIST] section of pspiceev.ini:
.lib "nom.lib"
```

Appendix A : SPICE Deck for Multistator Transformer

.INC "three-legged transformer4.net" .INC "three-legged transformer4.als"

.probe

.END

A.2 PSPICE-Wye-Grounded

* Schematics Netlist *

| L_L4 | \$N_0001 \$N_0002 {Lc/2} |
|--------------|--------------------------|
| L_L6 | \$N_0003 \$N_0004 {Lc/2} |
| L_L5 | 0 \$N_0002 {Lc/2} |
| L_L8 | \$N_0003 0 {Lc/2} |
| L_L7 | \$N_0005 \$N_0006 {Lc/2} |
| L_L9 | 0 \$N_0006 {Lc/2} |
| L_L14 | \$N_0007 \$N_0008 {Lc/2} |
| L_L17 | \$N_0009 \$N_0010 {Lc/2} |
| L_L15 | \$N_0007 vz1 {Lc/2} |
| L_L13 | \$N_0011 \$N_0012 {Lc/2} |
| L_L18 | vz1 \$N_0012 {Lc/2} |
| L_L16 | vz1 \$N_0010 {Lc/2} |
| L_L1 | \$N_0013 \$N_0001 {Llk} |
| L_L2 | \$N_0014 \$N_0004 {Llk} |
| L_L3 | \$N_0015 \$N_0005 {Llk} |
| L_L10 | \$N_0011 \$N_0016 {Llk} |
| L_L11 | \$N_0008 \$N_0017 {Llk} |
| L_L12 | \$N_0009 \$N_0018 {Llk} |
| C_C1 | v00 v01 1000uF |
| C_C2 | v02 v00 1000uF |
| R_R8 | v02 v00 200 |
| V_Vb | \$N_0019 \$N_0020 |
| +SIN 0 {Vk1} | {f1} 0 0 240 |
| V_Vc | \$N_0021 \$N_0020 |
| +SIN 0 {Vk1} | {f1} 0 0 120 |
| V_Vn | \$N_0020 0 |
| +SIN 0 {Vk3} | {f3} 0 0 0 |
| D_D8 | \$N_0022 v01 Dbreak |
| D_D9 | \$N_0023 v01 Dbreak |
| D_D10 | \$N_0024 v01 Dbreak |



•

Figure A.2: Wye-Grounded

ک 81 ۲

```
D_D11
             v02 $N_0022 Dbreak
             v02 $N_0023 Dbreak
D_D12
             v02 $N_0024 Dbreak
D_D13
Kn_K1
             L_L4 L_L6
+ L_L13 L_L14 {kp}
Kn_K4
             L_L5 L_L7
+ L_L17 L_L18 {kp}
Kn_K7
             L_L8 L_L9
+ L_L15 L_L16
               {kp}
            $N_0025 $N_0013 1
R_R1
R_R2
            $N_0019 $N_0014 1
R_R3
            $N_0021 $N_0015 1
R_R4
            $N_0016 $N_0022 1
            $N_0017 $N_0023
R_R5
                             1
R_R6
            $N_0018 $N_0024 1
            $N_0025 $N_0020
V_Va
+SIN 0 {Vk1} {f1} 0 0 0
R_R7
            v00 v01 200
            0 vz1 1
R_R9
R_R10
            vz1 v00 0.001
              Lc=100mH Llk=100uH
.PARAM
.PARAM
               f1=60 f3=180
.PARAM
               kp=1 k0=1
.PARAM
               Vk1=300 Vk3=0.001
** Analysis setup **
.tran Ons 2
.OP
* From [PSPICE NETLIST] section of pspiceev.ini:
.lib "nom.lib"
.INC "three-legged transformer2.net"
.INC "three-legged transformer2.als"
.probe
```

.END

A.3 PSPICE–Wye-Grounded with Zero Sequence Transformer

* Schematics Netlist *

| L_L4 | vpa \$N_0001 {Lc/2} |
|---------|---------------------|
| L_L6 | \$N_0002 vpb {Lc/2} |
| L_L5 | vz0 \$N_0001 {Lc/2} |
| L_L8 | \$N_0002 vz0 {Lc/2} |
| L_L14 | \$N_0003 vsb {Lc/2} |
| L_L15 | \$N_0003 vz1 {Lc/2} |
| L_L13 | vsa \$N_0004 {Lc/2} |
| L_L1 | \$N_0005 vpa {Llk} |
| L_L2 | \$N_0006 vpb {Llk} |
| L_L3 | \$N_0007 vpc {Llk} |
| L_L10 | vsa \$N_0008 {Llk} |
| L_L11 | vsb \$N_0009 {Llk} |
| L_L12 | vsc \$N_0010 {Llk} |
| C_C1 | v00 v01 1000uF |
| C_C2 | v02 v00 1000uF |
| R_R8 | v02 v00 200 |
| D_D11 | v02 \$N_0011 Dbreak |
| D_D12 | v02 \$N_0012 Dbreak |
| D_D13 | v02 \$N_0013 Dbreak |
| Kn_K1 | L_L4 L_L6 |
| + L_L13 | L_L14 {kp} |
| Kn_K4 . | L_L5 L_L7 |
| + L_L17 | L_L18 {kp} |
| Kn_K7 | L_L8 L_L9 |
| + L_L15 | L_L16 {kp} |
| L_L17 | vsc \$N_0014 {Lc/2} |
| L_L7 | vpc \$N_0015 {Lc/2} |
| L_L18 | vz1 \$N_0004 {Lc/2} |
| R_R7 | v00 v01 200 |
| D_D8 | \$N_0011 v01 Dbreak |
| D_D10 | \$N_0013 v01 Dbreak |
| D_D9 | \$N_0012 v01 Dbreak |
| R_R1 | \$N_0016 \$N_0005 1 |
| R_R2 | \$N_0017 \$N_0006 1 |
| R_R3 | \$N_0018 \$N_0007 1 |
| R_R6 | \$N_0010 \$N_0013 1 |
| R_R5 | \$N_0009 \$N_0012 1 |





Figure A.3: Wye-Grounded with Zero Sequence Transformer

•

```
R_R4
             $N_0008 $N_0011 1
R_R9
            0 v00 1
L_L16
             vz1 $N_0014 {Lc/2}
L_L9
            vz0 $N_0015 {Lc/2}
            L1_TX2 L2_TX2 1
K_TX2
L1_TX2
              $N_0019 0 100mH
L2_TX2
             $N_0020 v00 100mH
R_R10
             $N_0019 vz0 1
V_Va
             $N_0016 $N_0021
+SIN 0 {Vk1} 60 0 0 0
V_Vb
             $N_0017 $N_0021
+SIN 0 {Vk1} 60 0 0 -120
V_Vc
             $N_0018 $N_0021
+SIN 0 {Vk1} 60 0 0 +120
V_Vn
             $N_0021 0
+SIN 0 {Vk3} 180 0 0 180
L_L20
            vz1 $N_0020 1mH
.PARAM
             f1=60 f3=180
. PARAM
              kp=1 k0=1
. PARAM
              Lc=100mH Llk=1mH
               Vk1=0.1 Vk3=299.9
.PARAM
** Analysis setup **
.tran Ons 2
. OP
* From [PSPICE NETLIST] section of pspiceev.ini:
.lib "nom.lib"
.INC "three-legged transformer3.net"
.INC "three-legged transformer3.als"
.probe
```

.END

Appendix B

MATLAB Script for Parabolic Approximations of Sine Function

B.1 Script

```
1 %M-file to generate plots and coefficients for various
  %%2nd order sine approximations
3 clear;
  npts = 10000;
5 \text{ tmesh} = 0:\mathbf{pi}/\mathrm{npts}:\mathbf{pi};
  x0 = [-4/pi^2 pi/2 1]';
7 \text{ str} = \text{cell}(11, 11);
  %L1 fit
 {}_{9} k = 1; 
   [y, f] = fminsearch(@(x) h1fit(x, tmesh), x0)
[11 [r, a1, df] = thd(y, tmesh, pi);
  str(k,1) = \{ L1\_Fit' \}
13 for i = 2:4
       str(k,i) = \{y(i-1)\};
15 end
  str(k,5) = \{'b-'\};
17 str (k, 6) = \{f\};
  str(k,7) = \{4* mindistfit(y,tmesh)/npts\}; %half wave = 4/npts; qtr=8/npts
19 str(k,8) = \{r\};
  str(k,9) = \{a1\};\
_{21} \operatorname{str}(k, 10) = \{ df \};
23 %L2 fit
  k=k+1;
_{25} \text{ str}(k, 1) = \{ L2\_Fit' \}
   [y, f] = fminsearch(@(x) h2fit(x, tmesh), x0)
27 [r, a1, df] = thd(y, tmesh);
  for i = 2:4
```

```
str(k,i) = \{y(i-1)\};
\mathbf{29}
  end
\operatorname{str}(k,5) = \{ 'g: '\};
  str(k, 6) = \{f\};
33 str(k,7) = \{4* \text{ mindistfit}(y, \text{tmesh})/\text{ npts}\}; \% half wave = 4/npts; qtr=8/npts
  str(k,8) = \{r\};
35 \operatorname{str}(k,9) = \{a1\};
  str(k,10) = {df};
37
39 %Linf fit
  k=k+1;
41 str (k, 1) = \{ 'Linf_Fit' \}
   [y, f] = fminsearch(@(x) hinffit(x, tmesh), x0)
43 [r, a1, df] = thd (y, tmesh);
  for i = 2:4
       str(k,i) = \{y(i-1)\};
45
  end
47 str(k,5) = \{ 'r - .' \};
  str(k, 6) = \{f\};
49 str(k,7) = {4*mindistfit(y,tmesh)/npts}; %half wave = 4/npts; qtr=8/npts
  str(k,8) = \{r\};
\operatorname{str}(k,9) = \{a1\};
   str(k, 10) = \{df\};
53
55 % Min Distortion Fit
  k=k+1;
str(k,1) = { 'Min_Distortion_Fit '}
   [y, f] = fminsearch(@(x) mindistfit(x, tmesh), x0)
[r, a1, df] = thd(y, tmesh);
  for i = 2:4
        str(k,i) = \{y(i-1)\};
61
  end
63 str(k,5) = \{ 'c-- ' \};
   str(k,6) = \{f\};
65 str(k,7) = {4*mindistfit(y,tmesh)/npts}; %half wave = 4/npts; qtr=8/npts
   str(k,8) = \{r\};
67 \operatorname{str}(k,9) = \{a1\};\
   str(k, 10) = \{df\};
69
  %Min Distortion Fit2
_{71} k=k+1;
   \operatorname{str}(k,1) = \{ \operatorname{Min_Dist_Fit2'} \}
_{73} x00 = [-0.4177 \ 1.5708 \ 0.9802]; %Use L2 guess for initial fit
   [y, f] = fminsearch(@(x) thdopt(x, tmesh), x00)
_{75} [r, a1, df] = thd(y, tmesh);
   for i = 2:4
```

```
str(k, i) = \{y(i-1)\};\
77
   end
str(k,6) = \{f\};
si str(k,7) = \{4* \text{ mindistfit } (y, \text{tmesh})/\text{npts}\}; \% half wave = 4/npts; qtr=8/npts
   str(k,8) = \{r\};
ss str(k,9) = \{a1\};
   str(k, 10) = \{df\};
ss str(k, 11) = \{ 'k+' \};
87 %Zero pk and crossing error
   k=k+1;
s9 str(k,1) = \{ Pk\_and\_Zero\_Cross' \}
   y = x0;
91 [r, a1, df] = thd(y, tmesh);
   for i = 2:4
        str(k,i) = {y(i-1)};
93
   end
95 str(k,5) = \{'b-'\};
   str(k, 6) = \{f\};
97 str(k,7) = \{4 \times \text{mindistfit}(y, \text{tmesh})/\text{npts}\}; \% half wave = 4/npts; qtr=8/npts
   str(k,8) = \{r\};
99 str(k, 9) = \{a1\};
   str(k,10) = {df};
101 str (k, 11) = \{ 'bo' \};
103 %L1 fit, zero crossing error
   k=k+1;
105 str(k,1) = { 'L1\_Fit\_Zero\_Cross' }
   options = optimset('LargeScale', 'off');
[y, f] = fmincon(@(x) h1fit(x, tmesh), x0, [], [], [], [], [], [], ...
        @confuneq, options)
109 [c, ceq] = confuneq(y)
   [r, a1, df] = thd(y, tmesh);
111 for i = 2:4
        str(k, i) = \{y(i-1)\};
113 end
   str(k,5) = \{ 'g-' \};
115 str(k, 6) = \{f\};
   str(k,7) = \{4* mindist fit(y, tmesh)/npts\}; \% half wave = 4/npts; qtr=8/npts
117 str (k, 8) = \{r\};
   str(k,9) = \{a1\};\
119 str (k, 10) = \{df\};
121 %L2 fit, zero crossing error
   k=k+1;
123 str(k,1) = { 'L2\_Fit\_Zero\_Cross' }
   options = optimset('LargeScale', 'off');
```

```
125 [y, f] = fmincon(@(x) h2fit(x, tmesh), x0, [], [], [], [], [], [], ...
        @confuneq, options)
_{127} [c, ceq] = confuneq(y)
   [r, a1, df] = thd(y, tmesh);
_{129} for i = 2:4
        str(k, i) = \{y(i-1)\};
131 end
   str(k,5) = \{ 'r: '\};
133 str(k, 6) = \{f\};
   str(k,7) = \{4* mindistfit(y,tmesh)/npts\}; %half wave = 4/npts; qtr=8/npts
135 str(k, 8) = \{r\};
   str(k,9) = \{a1\};
137 \operatorname{str}(k, 10) = \{df\};
139 %Linf fit, zero crossing error
   k=k+1;
141 str(k,1) = { 'Linf_Fit_Zero_Cross'}
   options = optimset('LargeScale','off');
[y, f] = fmincon(@(x) hinffit(x, tmesh), x0, [], [], [], [], [], [], ...
        @confuneq, options)
145 [c, ceq] = confuneq(y)
   [r, a1, df] = thd(y, tmesh);
147 for i = 2:4
        str(k,i) = \{y(i-1)\};
149 end
   str(k,5) = \{ 'c-.' \};
151 str(k, 6) = \{f\};
   str(k,7) = \{4* mindistfit(y,tmesh)/npts\}; \% half wave = 4/npts; qtr=8/npts
153 str (k, 8) = \{r\};
   str(k,9) = \{a1\};\
_{155} \operatorname{str}(k, 10) = \{ df \};
157 %Max fundamental, zero crossing error
   k=k+1;
159 str(k,1) = { 'Min_Distort_Z_Cross '}
   options = optimset('LargeScale','off');
[y, f] = fmincon(@(x) mindistfit(x, tmesh), x0, [], [], [], [], [], [], ...
        @confuneq, options)
163 [c, ceq] = confuneq(y)
    [r, a1, df] = thd(y, tmesh);
165 for i = 2:4
        str(k,i) = {y(i-1)};
167 end
    str(k,5) = \{ 'm-' \};
169 str(k, 6) = \{f\};
    str(k,7) = \{4* mindistfit(y,tmesh)/npts\}; \% half wave = 4/npts; qtr=8/npts
171 \operatorname{str}(k,8) = \{r\};
    str(k,9) = \{a1\};
```

173 str $(k, 10) = \{df\};$ 175 %Min distortion fit 2, zero crossing error k=k+1; $177 \operatorname{str}(k,1) = \{ \operatorname{'Min_Distort2_ZCross'} \};$ $x00 = [-0.3921 \ 1.5708 \ 0.9675];$ 179 options = optimset('LargeScale', 'off'); [y, f] = fmincon(@(x) thdopt(x, tmesh), x00, [], [], [], [], [], [], ...@confuneq, options) 181 [c, ceq] = confuneq(y)183 [r, a1, df] = thd(y, tmesh);for i = 2:4 $str(k, i) = \{y(i-1)\};\$ 185 end 187 str $(k,5) = \{'k-', '\};$ $str(k,6) = \{f\};$ 189 str $(k,7) = \{4* \text{mindistfit}(y, \text{tmesh})/\text{npts}\}; \% half wave = 4/npts; qtr=8/npts$ $str(k,8) = \{r\};$ 191 str $(k, 9) = \{a1\};$ $str(k, 10) = \{df\};$ 193 str $(k, 11) = \{ 'k+' \};$ 195 % Sa = y(1)*(tmesh - y(2)*ones(size(tmesh))). 2 + y(3)*ones(size(tmesh)); $\% \ error = Sa - sin(tmesh);$ 197 % figure (1) % plot(tmesh/pi, error); 199 % figure (2) % plot(tmesh/pi, sin(tmesh), tmesh/pi, Sa); 201 clear i, y; y = zeros(1,3);figure (1); $_{203}$ for i = 1:6for j = 1:3; $y(j,1) = str\{i, j+1\}$ 205 end $Sa = y(1)*(tmesh - y(2)*ones(size(tmesh))).^2 + \dots$ 207 y(3) * ones(size(tmesh));error = Sa - sin(tmesh);209 $plot(tmesh, error, str\{i, 5\});$ hold on; 211 if $isa(str{i,11}, 'char')$ **plot** (downsample(tmesh, (npts /10)),... 213 downsample(error, (npts/10)), str{i,11}); 215 end end 217 set(gca, 'XTick', [0 pi/4 pi/2 3*pi/4 pi]); set(gca, 'XTickLabel', 'tgx0|tgxpi4|tgxpi2|tgx3pi4|tgxpi'); 219 %set (gca, 'YTick', $[-0.15 - 0.1 \ 0.05 \ 0 \ 0.05 \ 0.1]);$ %set(gca, 'YTickLabel',...

```
'tgym0p15 | tgym0p1 | tgym0p05 | tgy0 | tgy0p05 | tgym0p1 ');
221 %
   xlabel('tgxxtheta')
223 ylabel('tgyverror')
  hold off;
225 figure (2);
   for i = 6:11
       for j = 1:3;
227
           y(j,1) = str\{i,j+1\}
       end
229
       Sa = y(1)*(tmesh - y(2)*ones(size(tmesh))).^{2} + \dots
           y(3) * ones(size(tmesh));
231
       error = Sa - sin(tmesh);
       plot(tmesh, error, str{i,5});
233
       hold on;
       if isa(str{i,11}, 'char')
235
           plot (downsample(tmesh, (npts/10)),...
               downsample(error, (npts/10)), str{i,11});
237
       end
239 end
   % set(gca, 'XTick', [0 pi/4 pi/2 3*pi/4 pi]);
241 % set (gca, 'XTickLabel', '0| pi/4| pi/2| 3 pi/4| pi');
   % xlabel('\ theta (radians)')
243 % ylabel('Error (Unit Amplitude)')
   set(gca, 'XTick', [0 pi/4 pi/2 3*pi/4 pi]);
245 set(gca, 'XTickLabel', 'tgx0|tgxpi4|tgxpi2|tgx3pi4|tgxpi');
   % set(gca, 'YTick', [-0.15 - 0.1 \ 0.05 \ 0 \ 0.05 \ 0.1]);
247 %set(qca, 'YTickLabel',...
         'tgym0p15 | tgym0p1 | tgym0p05 | tgy0 | tgy0p05 | tgym0p1 ');
   %
249 xlabel('tgxxtheta')
   ylabel('tgyyerror')
251 hold off;
%Quarter Wave Approximation
tmesh = 0: pi/2/npts: pi/2;
_{257} x0 = [-4/pi^2 pi/2 1]';
   str2 = cell(11, 10);
259 %L1 fit
   k = 1;
_{261} [y, f] = fminsearch(@(x) h1fit(x,tmesh),x0)
   [r, a1, df] = thd(y, tmesh);
263 \operatorname{str} 2(k, 1) = \{ L1\_Fit' \}
   for i = 2:4
       str2(k,i) = \{y(i-1)\};
265
   end
267 \operatorname{str} 2(k,5) = \{ 'b-' \};
   str2(k,6) = \{f\};
```

```
269 str2(k,7) = {8*mindistfit(y,tmesh)/npts}; %half wave = 4/npts; qtr=8/npts
   str2(k,8) = \{r\};
271 \operatorname{str} 2(k,9) = \{a1\};
   str2(k,10) = {df};
273
   %L2 fit
275 k=k+1;
   [y, f] = fminsearch(@(x) h2fit(x, tmesh), x0)
277 [r, a1, df] = thd(y, tmesh);
   str2(k,1) = \{ L2\_Fit' \}
279 for i = 2:4
        str2(k,i) = {y(i-1)};
281 end
   str2(k,5) = \{ 'g: '\};
283 \operatorname{str} 2(k, 6) = \{f\};
   str2(k,7) = \{8*mindistfit(y,tmesh)/npts\}; \% half wave = 4/npts; qtr=8/npts
285 str2(k,8) = {r};
   str2(k,9) = \{a1\};
287 \operatorname{str} 2(k, 10) = \{ df \};
289 %Linf fit
   k=k+1;
291 [y, f] = fminsearch(@(x) hinffit(x, tmesh), x0)
   [r, a1, df] = thd(y, tmesh);
293 \text{ str} 2(k,1) = \{ \text{'Linf_Fit'} \}
   for i = 2:4
        str2(k,i) = \{y(i-1)\};
295
   end
297 str2(k,5) = { 'r - . '};
   str2(k,6) = \{f\};
299 str2(k,7) = \{8 \times \text{mindistfit}(y, \text{tmesh})/\text{npts}\}; \ \% half wave = 4/npts; \ qtr=8/npts
   str2(k,8) = \{r\};
301 \ str2(k,9) = \{a1\};
   str2(k,10) = \{df\};
303
   %Max Fundamental Fit
305 k=k+1;
   [y, f] = fminsearch(@(x) mindistfit(x, tmesh), x0)
307 \ str2(k,1) = \{ 'Min_Dist_Fit' \}
   for i = 2:4
        str2(k,i) = \{y(i-1)\};
309
   end
\operatorname{str} 2(k,5) = \{ c-' \};
   str2(k,6) = \{f\};
313 str2(k,7) = {8*mindistfit(y,tmesh)/npts}; %half wave = 4/npts; qtr=8/npts
   str2(k,8) = \{r\};
315 \ str2(k,9) = \{a1\};
   str2(k,10) = \{df\};
```

```
317
   %Min Distortion Fit 2
_{319} k=k+1;
    \mathbf{x}00 = \begin{bmatrix} -0.3882 & 1.7676 & 1.0325 \end{bmatrix};
_{321} [y, f] = fminsearch(@(x) thdopt(x, tmesh), x00)
    \operatorname{str}2(k,1) = \{ \operatorname{Min_Dist_Fit2'} \}
_{323} for i = 2:4
         str2(k,i) = \{y(i-1)\};
325 end
    str2(k,5) = \{ 'k-' \};
327 \operatorname{str} 2(k, 6) = \{f\};
    str2(k,7) = \{8* mindistfit(y,tmesh)/npts\}; %half wave = 4/npts; qtr=8/npts
329 \operatorname{str} 2(k, 8) = \{r\};
    str2(k,9) = \{a1\};
_{331} \operatorname{str} 2(k, 10) = \{ df \};
    \operatorname{str} 2(k,11) = \{ 'k+' \};
333
    %Zero pk and crossing error
_{335} k=k+1;
    y = x0;
_{337} [r, a1, df] = thd(y, tmesh);
    str2(k,1) = \{ 'Zero_pk_and_cross' \}
_{339} for i = 2:4
          str2(k,i) = \{y(i-1)\};
341 end
    str2(k,5) = \{'b-'\};
343 \operatorname{str} 2(k, 6) = \{f\};
    str2(k,7) = \{8*mindistfit(y,tmesh)/npts\}; \% half wave = 4/npts; qtr=8/npts
345 \operatorname{str} 2(k,8) = \{r\};
    str2(k,9) = \{a1\};
_{347} \operatorname{str} 2(k, 10) = \{ df \};
    str2(k,11) = \{'bo'\};
349
    %L1 fit, zero crossing error
_{351} k=k+1;
    options = optimset('LargeScale', 'off');
y, f = fmincon(@(x) h1fit(x, tmesh), x0, [], [], [], [], [], [], ...
          @confuneq2, options)
_{355} [c, ceq] = confuneq2(y)
    [r, a1, df] = thd(y, tmesh);
357 \, \text{str} 2(k, 1) = \{ L1\_Fit\_Z\_Cross' \}
    for i = 2:4
          str2(k,i) = {y(i-1)};
359
    end
361 \operatorname{str} 2(k,5) = \{ 'g-' \};
    str2(k,6) = \{f\};
363 \operatorname{str}2(k,7) = \{8 \times \operatorname{mindistfit}(y, \operatorname{tmesh})/\operatorname{npts}\}; \ \% half \ wave = 4/npts; \ qtr = 8/npts
    str2(k,8) = \{r\};
```

```
365 \operatorname{str} 2(k,9) = \{a1\};
    str2(k,10) = \{df\};
367
   %L2 fit, zero crossing error
_{369} k=k+1;
    options = optimset('LargeScale', 'off');
y, f = fmincon(@(x) h2fit(x, tmesh), x0, [], [], [], [], [], [], ...
         @confuneq2, options)
373 [c, ceq] = confuneq2(y)
    [r, a1, df] = thd(y, tmesh);
375 \ \text{str}2(k,1) = \{ L2\_Fit\_Z\_Cross' \}
    for i = 2:4
         str2(k,i) = \{y(i-1)\};
377
   end
379 \operatorname{str} 2(k,5) = \{ 'r: '\};
    str2(k,6) = \{f\};
381 \operatorname{str2}(k,7) = \{8 * \operatorname{mindistfit}(y, \operatorname{tmesh})/\operatorname{npts}\}; \ \% half \ wave = 4/npts; \ qtr = 8/npts
    str2(k,8) = \{r\};
\operatorname{str} 2(k,9) = \{a1\};\
    str2(k,10) = {df};
385
   %Linf fit, zero crossing error
_{387} k=k+1;
    options = optimset('LargeScale', 'off');
   [y, f] = fmincon(@(x) hinffit(x, tmesh), x0, [], [], [], [], [], [], ...
389
         @confuneq2, options)
_{391} [c, ceq] = confuneq2(y)
    [r, a1, df] = thd(y, tmesh);
393 \operatorname{str} 2(k,1) = \{ \operatorname{Linf}_{\operatorname{L}}\operatorname{Fit}_{\operatorname{Z}}\operatorname{Cross}' \}
    for i = 2:4
         str2(k,i) = \{y(i-1)\};
395
   end
397 str2(k,5) = {'c-.'};
    str2(k,6) = \{f\};
399 \text{ str} 2(k,7) = \{8* \text{ mindistfit}(y, \text{tmesh})/\text{npts}\}; \% half wave = 4/npts; qtr=8/npts
    str2(k,8) = \{r\};
401 str2(k,9) = \{a1\};
    str2(k,10) = \{df\};
403
   %Max fundamental, zero crossing error
405 k=k+1;
    options = optimset('LargeScale', 'off');
407 [y, f] = fmincon(@(x) mindistfit(x, tmesh), x0, [], [], [], [], [], [], ...
         @confuneq2, options)
409 [c, ceq] = confuneq2(y)
    [r, a1, df] = thd(y, tmesh);
411 \operatorname{str} 2(k,1) = \{ \operatorname{Min_Dist_Z_Cross'} \}
   for i = 2:4
```

```
str2(k,i) = \{y(i-1)\};
413
   end
415 str 2 (k, 5) = { 'm-' };
   str2(k,6) = \{f\};
_{417} str2 (k,7) = {8* mindist fit (y, tmesh)/npts}; %half wave = 4/npts; qtr=8/npts
   str2(k,8) = \{r\};
419 str2(k,9) = \{a1\};
   str2(k,10) = \{df\};
421
   %Min distortion fit 2, zero crossing error
423 k=k+1;
   \mathbf{x00} = \begin{bmatrix} -0.3054 & 1.8563 & 1.0524 \end{bmatrix};
425 options = optimset('LargeScale','off');
   [y, f] = fmincon(@(x) thdopt(x, tmesh), x0, [], [], [], [], [], [], ...
        @confuneq2, options)
427
   [c, ceq] = confuneq2(y)
429 [r, a1, df] = thd(y, tmesh);
   str2(k,1) = \{ Min\_Dist2\_ZCross' \}
_{431} for i = 2:4
        str2(k,i) = \{y(i-1)\};
433 end
   str2(k,5) = \{'k-'\};
435 str2(k,6) = {f};
   str2(k,7) = \{8* mindistfit(y,tmesh)/npts\}; \% half wave = 4/npts; qtr=8/npts
437 str2(k,8) = {r};
   str2(k,9) = \{a1\};
   str2(k,10) = {df};
439
   str2(k,11) = \{ 'k+' \};
441
   figure (3);
443 for i = 1:6
        for j = 1:3;
            y(j,1) = str2\{i, j+1\}
445
        end
        Sa = y(1) * (tmesh - y(2) * ones(size(tmesh))).^2 + \dots
447
             y(3) * ones(size(tmesh));
        error = Sa - sin(tmesh);
449
        plot(tmesh, error, str2{i, 5});
        hold on;
451
        if isa(str2{i,11}, 'char')
             plot (downsample(tmesh, (npts/10)),...
453
                  downsample(error, (npts/10)), str2{i,11});
        end
455
   end
457 % set (gca, 'XTick', [0 pi/4 pi/2 3* pi/4 pi]);
   % set(gca, 'XTickLabel', '0| pi/4| pi/2| 3 pi/4| pi');
_{459} % xlabel('\ theta (radians)')
   % ylabel('Error (Unit Amplitude)')
```

```
461 set(gca, 'XTick', [0 pi/4 pi/2 3*pi/4 pi]);
   set(gca, 'XTickLabel', 'tgx0|tgxpi4|tgxpi2|tgx3pi4|tgxpi');
463 \% set (gca, 'YTick', (-0.15 - 0.1 \ 0.05 \ 0 \ 0.05 \ 0.1]);
   %set(gca, 'YTickLabel',...
465 %
         'tgym0p15 | tgym0p1 | tgym0p05 | tgy0 | tgy0p05 | tgym0p1 ');
   xlabel('tgxxtheta')
467 ylabel('tgyyerror')
   hold off;
469 figure (4);
   for i = 6:11
       for j = 1:3;
471
            y(j,1) = str2\{i, j+1\}
       end
473
       Sa = y(1)*(tmesh - y(2)*ones(size(tmesh))).^2 + \dots
            y(3) * ones(size(tmesh));
475
       error = Sa - sin(tmesh);
       plot(tmesh, error, str2{i, 5});
477
       hold on;
       if isa(str2{i,11}, 'char')
479
            plot (downsample(tmesh, (npts/10)),...
                 downsample(error, (npts/10)), str2{i,11});
481
       end
483 end
   % set(gca, 'XTick', [0 pi/4 pi/2 3* pi/4 pi]);
485 % set (gca, 'XTickLabel', '0| pi/4| pi/2| 3 pi/4| pi');
   \% xlabel('\ theta (radians)')
487 % ylabel ('Error (Unit Amplitude)')
   set(gca, 'XTick', [0 pi/4 pi/2 3*pi/4 pi]);
489 set(gca, 'XTickLabel', 'tgx0 | tgxpi4 | tgxpi2 | tgx3pi4 | tgxpi');
   % set(gca, 'YTick', [-0.15 - 0.1 \ 0.05 \ 0 \ 0.05 \ 0.1]);
491 % set (gca, 'YTickLabel',...
         'tgym0p15 | tgym0p1 | tgym0p05 | tgy0 | tgy0p05 | tgym0p1 ');
   %
493 xlabel('tgxxtheta')
   ylabel('tgyyerror')
495 hold off;
```

B.2 Functions

B.2.1 h1fit()

```
function f = h1fit(x,tmesh)
2 %L1 fitting sine fitting function
%y1 = x(3)*tmesh.^2 + x(2)*tmesh + x(1)*ones(size(tmesh));
4 y1 = x(1)*(tmesh - x(2)*ones(size(tmesh))).^2 + x(3)*ones(size(tmesh));
y2 = abs(y1 - sin(tmesh));
6 f = sum(y2);
```

Appendix B : MATLAB Script for Parabolic Approximations of Sine Function

B.2.2 h2fit()

```
function f = h2fit(x,tmesh)
2 %L2 fitting sine fitting function
%y1 = x(3)*tmesh.^2 + x(2)*tmesh + x(1)*ones(size(tmesh));
4 y1 = x(1)*(tmesh - x(2)*ones(size(tmesh))).^2 + x(3)*ones(size(tmesh));
y2 = (y1 - sin(tmesh)).^2;
6 f = sum(y2);
```

 $B.2.3 \quad hinffit()$

```
function f = hinffit(x,tmesh)
2 %Linf fitting sine fitting function
%y1 = x(3)*tmesh.^2 + x(2)*tmesh + x(1)*ones(size(tmesh));
4 y1 = x(1)*(tmesh - x(2)*ones(size(tmesh))).^2 + x(3)*ones(size(tmesh));
y2 = abs(y1 - sin(tmesh));
6 f = max(y2);
```

```
B.2.4 mindistfit()
```

```
function f = mindistfit(x, tmesh)
2 %Min Distortion fitting sine fitting function
  \% y1 = x(3) * tmesh. 2 + x(2) * tmesh + x(1) * ones(size(tmesh));
4 y1 = x(1)*(tmesh - x(2)*ones(size(tmesh))).^{2} + x(3)*ones(size(tmesh));
  y_2 = sum(y_1 \cdot sin(tmesh));
6 \text{ y3} = \text{sum}(\sin(\text{tmesh}).^2);
  f = abs(y2-y3);
  B.2.5 thdopt()
_{1} function f = thdopt(x, tmesh)
  %Minimum THD fitting for sine wave approximation
y_1 = x(1)*(\text{tmesh} - x(2)*\text{ones}(\text{size}(\text{tmesh}))).^2 + x(3)*\text{ones}(\text{size}(\text{tmesh}));
  y_2 = sum(y_1^2) / length(tmesh);
_{5} a1 = (2/\text{length}(\text{tmesh})) * \text{sum}(y1.* sin(\text{tmesh}));
\tau df = (a1/sqrt(2))/sqrt(y2); %Distortion Factor
9 \% f = s q r t ((1/df)^2 - 1);
  \% f = (1/df)^2 - 1;
11 \% f = -(df)^2;
  f = (1/df)^2;
```

```
B.2.6 thd()
```

```
function [f,a1,df] = thd(x,tmesh,width)
2 %THD calculation for sine wave approximation
y1 = x(1)*(tmesh - x(2)*ones(size(tmesh))).^2 + x(3)*ones(size(tmesh));
```

```
4 y2 = sum(y1.^2)/length(tmesh);

6 %a1 = (2/(width*length(tmesh)))*sum(y1.*sin(tmesh));

%a1 = (2/(width*length(tmesh)))*sum(sin(tmesh).^2);

8 a1 = (2/length(tmesh))*sum(y1.*sin(tmesh));

%y3 = sqrt(2)*sqrt(y2)/length(tmesh)/a1; %1/Distortion Factor

10

df = (a1/sqrt(2))/sqrt(y2); %Distortion Factor

12

f = sqrt((1/df)^2 - 1);

B.2.7 infnorm()

1 function f = infnorm(tmesh, yvals)

%Linf fitting sine fitting function

3 %y1 = x(3)*tmesh.^2 + x(2)*tmesh + x(1)*ones(size(tmesh));

y1 = yvals;
```

 $y_2 = abs(y_1 - sin(tmesh));$ f = max(y2);

Appendix C Field Oriented Control Simulink Model

C.1 Block Models



Figure C.1: Top Level Model



Figure C.2: Speed Controller



Figure C.3: Field Oriented Controller



C.2 Induction Motor S-Function



Figure C.4: Induction Motor Model

```
function [sys, x0, str, ts] = ind\_motor(t, x, u, flag, P, X0)
2 %SFUNTMPL General M-file S-function template
      With M-file S-functions, you can define you own ordinary differential
  %
4 %
      equations (ODEs), discrete system equations, and/or just about
      any type of algorithm to be used within a Simulink block diagram.
  \%
6 %
  %
      The general form of an M-File S-function syntax is:
8 %
          [SYS, X0, STR, TS] = SFUNC(T, X, U, FLAG, P1, \dots, Pn)
  %
      What is returned by SFUNC at a given point in time, T, depends on the
10 %
  %
      value of the FLAG, the current state vector, X, and the current
12 %
      input vector, U.
  %
14 %
      FLAG
             RESULT
                                  DESCRIPTION
  %
16 %
      0
              [SIZES, X0, STR, TS]
                                  Initialization, return system sizes in SYS,
  %
                                  initial state in X0, state ordering strings
18 %
                                  in STR, and sample times in TS.
  %
      1
             DX
                                  Return continuous state derivatives in SYS.
```

Update discrete states SYS = X(n+1)DS20 % \mathcal{Q} Y Return outputs in SYS. % \mathcal{S} Return next time hit for variable step sample 22 % 4 TNEXT % time in SYS. Reserved for future (root finding). 24 % 5Termination, perform any cleanup SYS=/]. %[] 9 26 % %28 % The state vectors, X and X0 consists of continuous states followed % by discrete states. 30 % Optional parameters, P1,..., Pn can be provided to the S-function and % used during any FLAG operation. 32 % % When SFUNC is called with FLAG = 0, the following information 34 % % should be returned: 36 % SYS(1) = Number of continuous states.% SYS(2) = Number of discrete states.38 % SYS(3) = Number of outputs.% 40 % SYS(4) = Number of inputs.% Any of the first four elements in SYS can be specified as -1 indicating that they are dynamically sized. The 42 % % actual length for all other flags will be equal to the 44 % length of the input, U. SYS(5) = Reserved for root finding. Must be zero. % SYS(6) = Direct feedthrough flag (1=yes, 0=no). The s-function 46 % has direct feedthrough if U is used during the FLAG=3 % 48 % call. Setting this to 0 is akin to making a promise that U will not be used during FLAG=3. If you break the promise % 50 % then unpredictable results will occur. SYS(7) = Number of sample times. This is the number of rows in TS. % 52 % %54 % $X\theta$ = Initial state conditions or [] if no states. % STR = State ordering strings which is generally specified as []. 56 % % 58 % TS= An m - by - 2 matrix containing the sample time (period, offset) information. Where m = number of sample % times. The ordering of the sample times must be: 60 % % $TS = /\theta$: Continuous sample time. 62 % 0, % 0 1, : Continuous, but fixed in minor step sample time. 64 % % PERIOD OFFSET, : Discrete sample time where PERIOD > 0 & OFFSET < PERIOD.66 % : Variable step discrete sample time % -20];

```
68 %
                                           where FLAG=4 is used to get time of
   %
                                           next hit.
70 %
  %
                    There can be more than one sample time providing
72 %
                   they are ordered such that they are monotonically
  %
                   increasing. Only the needed sample times should be
74 %
                    specified in TS. When specifying than one
  %
                   sample time, you must check for sample hits explicitly by
76 %
                   seeing if
  %
                       abs(round((T-OFFSET)/PERIOD) - (T-OFFSET)/PERIOD)
78 %
                   is within a specified tolerance, generally 1e-8. This
  %
                   tolerance is dependent upon your model's sampling times
80 %
                   and simulation time.
   %
82 %
                   You can also specify that the sample time of the S-function
  \%
                   is inherited from the driving block. For functions which
84 %
                   change during minor steps, this is done by
  %
                   specifying SYS(7) = 1 and TS = [-1 \ 0]. For functions which
86 %
                   are held during minor steps, this is done by specifying
                   SYS(7) = 1 and TS = [-1 \ 1].
  %
88
  %
       Copyright 1990-2002 The MathWorks, Inc.
       $Revision: 1.18 $
90 %
92 %
  \% The following outlines the general structure of an S-function.
94 %
   switch flag,
96
     % Initialization %
98
    87777777777777777777777
     case 0,
100
       [sys, x0, str, ts] = mdlInitializeSizes(X0);
102
    7777777777777777777
    % Derivatives %
104
    ドレンンンンンンンンンン
    case 1,
106
       sys=mdlDerivatives(t,x,u,P);
108
    % Update %
110
    0707070707070707070707
     case 2,
112
       sys=mdlUpdate(t,x,u);
114
```

Appendix C: Field Oriented Control Simulink Model

```
% Outputs %
116
    case 3,
118
      sys=mdlOutputs(t,x,u,P);
120
    787777777777777777777777777777777
    % GetTimeOfNextVarHit %
122
    物ンドントントントントントントントントントン
     case 4,
124
       sys=mdlGetTimeOfNextVarHit(t,x,u);
126
     8777777777777777777777777
     % Terminate %
128
     case 9.
130
       sys=mdlTerminate(t,x,u);
132
     % Unexpected flags %
134
     otherwise
136
       error (['Unhandled_flag_=', num2str(flag)]);
138
   end
140
   % end sfuntmpl
142
   %
144 %=
   \% mdlInitializeSizes
146 \% Return the sizes, initial conditions, and sample times for
   %the S-function.
148 %
   %
150 function [sys, x0, str, ts]=mdlInitializeSizes(X0)
152 %
   \% call simsizes for a sizes structure, fill it in and convert it to a
154 % sizes array.
   %
156 % Note that in this example, the values are hard coded.
                                                             This is not a
   % recommended practice as the characteristics of the block are typically
158 % defined by the S-function parameters.
   %
160 sizes = simsizes;
_{162} sizes.NumContStates = 7;
   sizes.NumDiscStates = 0;
```
```
164 sizes.NumOutputs
                           = 11;
   sizes.NumInputs
                          = 13;
166 sizes. DirFeedthrough = 1;
   sizes.NumSampleTimes = 1;
                                   \% at least one sample time is needed
168
   sys = simsizes(sizes);
170
   \%
172 % initialize the initial conditions
   %
174
   x0 = X0;
176
   %
178 % str is always an empty matrix
   \%
180 \, \text{str} = [];
182 %
   % initialize the array of sample times
184 %
   ts = [0 \ 0];
186
   % end mdlInitializeSizes
188
   %
190 %
   \% mdlDerivatives
192 % Return the derivatives for the continuous states.
   %____
194 %
   function sys=mdlDerivatives(t,x,u,P)
196
   lds = x(1);
198 lqs = x(2);
   10s = x(3);
200 ldr = x(4);
  lqr = x(5);
202 l0r = x(6);
   wr = x(7);
204
  w = u(1);
206 \text{ vds} = u(2);
   vqs = u(3);
208 v 0s = u(4);
   rs = u(5);
210 rr = u(6);
  Las = u(7);
```

```
_{212} Las0 = u(8);
   Lar = u(9);
_{214} \text{ Lar0} = u(10);
  M = u(11);
_{216} J = u(12);
   TL = u(13); \%Load torque
218
   ids = (Lar * lds - M * ldr) / (Las * Lar - M^2);
_{220} igs = (Lar * lqs - M * lqr) / (Las * Lar - M^2);
   i0s = 10s/Las0;
222 idr = (-M*lds + Las*ldr)/(Las*Lar - M^2);
   iqr = (-M*lqs + Las*lqr)/(Las*Lar - M^2);
_{224} ior = 10r/Lar0;
226 \ v0r = 0;
228 TM = (3/2)*P*(lqr*idr - ldr*iqr); %Motor torque
_{230} dlds = -rs * ids + w * lqs + vds;
   dlqs = -rs * iqs - w * lds + vqs;
_{232} dl0s = v0s - rs*i0s;
   dldr = -rr * idr + (w-wr) * lqr;
_{234} dlqr = -rr * iqr - (w-wr) * ldr;
   dl0r = v0r - rr * i0r;
_{236} \, dwr = (TM-TL) / J;
_{238} sys = [dlds dlqs dl0s dldr dlqr dl0r dwr];
240 % end mdlDerivatives
242 %
   %
244 % mdlUpdate
   % Handle discrete state updates, sample time hits, and major time step
246 % requirements.
   ‰=
248 %
   function sys=mdlUpdate(t,x,u)
250
   sys = [];
252
   % end mdlUpdate
254
   %
256 %=
   % mdlOutputs
258 % Return the block outputs.
   %____
```

```
260 %
   function sys=mdlOutputs(t,x,u,P)
262
   lds = x(1);
lqs = x(2);
   10s = x(3);
266 \, \mathrm{ldr} = \mathrm{x}(4);
   lqr = x(5);
268 \ 10r = x(6);
   wr = x(7);
270
   w = u(1);
272 \text{ vds} = u(2);
   vqs = u(3);
v_{0s} = u(4);
   rs = u(5);
276 rr = u(6);
   Las = u(7);
278 \text{ Las0} = u(8);
   Lar = u(9);
_{280} \text{ Lar0} = u(10);
   M = u(11);
_{282} J = u(12);
   TL = u(13); \%Load torque
284
   ids = (Lar * lds - M * ldr) / (Las * Lar - M^2);
286 \text{ iqs} = (\text{Lar} \cdot \text{lqs} - M \cdot \text{lqr}) / (\text{Las} \cdot \text{Lar} - M^2);
   i0s = 10s/Las0;
_{288} idr = (-M*lds + Las*ldr)/(Las*Lar - M^2);
   iqr = (-M*lqs + Las*lqr)/(Las*Lar - M^2);
290 i0r = 10r/Lar0;
292 TM = (3/2)*P*(lqr*idr - ldr*iqr); %Motor torque
_{294} sys = [ids iqs i0s wr TM lds lqs l0s ldr lqr l0r];
296 % end mdlOutputs
298 %
   %
300 % mdlGetTimeOfNextVarHit
   % Return the time of the next hit for this block. Note that the result is
302 % absolute time. Note that this function is only used when you specify a
   % variable discrete-time sample time [-2 \ 0] in the sample time array in
304 % mdlInitializeSizes.
   ‰
306 %
```

function sys=mdlGetTimeOfNextVarHit(t,x,u)

Appendix C : Field Oriented Control Simulink Model

```
308
    \%sample Time = 1; \% Example, set the next hit to be one second later.
_{310} %sys = t + sample Time;
    sys = [];
312
    \% end mdlGetTimeOfNextVarHit
314
    %
316 %
    % mdlTerminate
318 % Perform any end of simulation tasks.
    %_____
320 %
    \label{eq:function} \texttt{function} \hspace{0.1 is} \texttt{sys}{=} \texttt{mdlTerminate}\left( \texttt{t} \hspace{0.1 is}, \texttt{x} \hspace{0.1 is}, \texttt{u} \right)
322
    sys = [];
324
    % end mdlTerminate
```

Appendix D

Motor Control Embedded Firmware

D.1 Main Motor Control Module

D.1.1 mot_cntl.c

```
//TMS320LF2406A Main Module Module
2 //
  //Peripheral TMS320LF2406A
4 //Author: Al-Thaddeus Avestruz
  //Created: 1 Dec 2004
6 // Copyright 2004 Al-Thaddeus Avestruz
  ||
8 //mot_cntl.c
  /* */
10
 #include <stdlib.h>
12 #include <string.h>
 #include "regs240x.h"
14 #include "pwm/include/F2407pwm.h"
 #include "pwm/include/svgen.h"
16 #include "sysvecs.h"
 #include "sine_pwm_init.h"
18 #include "umacros.h"
 #include "serialcomm.h"
20 #include "periphs.h"
 #include "vfcontrol.h"
22
24 #define WAIT_STATES 0x40;
26 #define SETLO(x,b) ((x)&=~(1<<(b)))
 #define SET_HI(x,b) ((x)|=(1 < <(b)))
28
```

30

```
32 #define CLKOUT 4000000
_{34} //LIMITS
36 //#define RAMP_END 256000L
  #define RAMP_END 12800L
                           //need the L postfix
38 #define V1_MAX 32767
  #define F1_MAX (60*256)
40 #define RAMP_dV 100L
  #define RAMP_dF 100L
42 #define RAMP_VINTVL ((long)(RAMP_dV*RAMP_END)/(long)V1_MAX)
  #define RAMP_FINTVL ((long)(RAMP_dF*RAMP_END)/(long)F1_MAX)
44
46 void interrupt periodic_interrupt_isr(void);
  void interrupt phantom(void);
48 void trap(void);
  void setup_PLL(void);
50
  //void RampVF(void);
52
54
  /* pum stuff */
56
  volatile unsigned long isr_count = 0;
58 volatile unsigned long evCounterA = 0;
  volatile unsigned long evCounterB = 0;
60 volatile int tmpregister 1 = 0;
  volatile int tmpregister 2 = 0;
62 extern volatile unsigned long Ramp_Count;
  /*
64 typedef struct
  {
       char * array;
66
       unsigned int index;
       unsigned int length;
68
       int lock;
       int full;
70
       int empty;
       int reading;
72
  } typecBuffer;
74 */
_{76} typecBuffer SerTxBuffer = {0, 0, 64, 0, 0, 0};
```

```
78 typeRamp VFRamping = \{1, 0, 1, 1, 0, 0, 0\};
   80
  main()
82 {
       ldiv_t ldiv_r;
84
       unsigned long ltmp = 0;
      signed int itmp = 0;
86
      signed int itoggle = 1;
88
       disable_ints();
90
      WDCR = 0x68;
      MCRA = MCRA\&(~0x4000); //Makes port IOBP6
92
      setup_PLL();
94
      setup_PWM(&sin_pwm);
96
      setupEVB();
98
      setupTimer3();
100
      SetupSerial();
                      sendChar('E');
102
      setupADC();
104 //
      setupV3ADC();
106
      SCSR1 = 0x0001; //Clear ILLADR bit
108
110
      IFR = 0 x ff ff; /* Clear all interrupts. */
      IMR = 0x0002 + 0x0001; // Enable INT2. and INT1 interrupt mask register
112
      strcpy(strtmp, "v.1.0");
114 //
      sendString(strtmp);
   ||
116
      EVAIFRA = 0 xffff; /* Clear all EV1 group A EV interrupt flags. */
  //
118 // EVAIMRA = 0x0080; /* Enable Timer 1 period interrupt interrupts */
      ENABT3();
120
      enable_ints();
122
      sendChar('F');
124
  // RampVF(); //Volts/Hz Ramp
```

```
\sin_p wm \cdot V1 = 0;
126
       \sin_p wm \cdot V3 = 0;
       sin_pwm.F1.f = 1;
128
       sin_pwm.F1.n = 8;
       update_PWM(&sin_pwm);
130
       VFRamping.direction = 1;
132
       VFRamping.period = 25600L;
       VFRamping dF = 60 * 256;
134
       VFRamping.dV = 32767;
       VFRamping.fstep = 100L;
136
       VFRamping.vstep = 100L;
       RampVF(&sin_pwm, &VFRamping);
138
       sendChar('G');
140 /*
        //12/23/04
        VFRamping. direction = -1;
142
        VFRamping. period = 6000L;
       VFRamping. dF = 20*256;
144 //
        VFRamping. dF = 1;
        VFRamping. dV = 10000;
146
        VFRamping. fstep = 350L;
   ||
        VFRamping. fstep = 0;
148
        VFRamping. vstep = 250L;
       RampVF(&sin_pwm, &VFRamping);
150
   */
152
        VFRamping.direction = -1;
        VFRamping.period = 12800L;
154
        VFRamping dF = 1;
        VFRamping. dV = 6554;
156 //
        VFRamping. dV = 15000;
   ||
        VFRamping. dV = 12000;
  158
        VFRamping dV = 10923;
        VFRamping.fstep = 0;
160
        VFRamping.vstep = 100L;
       RampVF(&sin_pwm, &VFRamping);
162
164 /*
        VFRamping. direction = -1;
        VFRamping. period = 2400L;
166
        VFRamping. dF = 12*256;
        VFRamping. dV = 6554;
168 //
        VFRamping. fstep = 1000L;
        VFRamping. vstep = 0;
170
        RampVF(&sin_pwm, &VFRamping);
172 */
   /*
```

```
VFRamping. direction = -1;
174
        VFRamping. period = 2400L;
        VFRamping. dF = 1;
176
        VFRamping. dV = 6554;
        VFRamping. fstep = 0;
178
        VFRamping. vstep = 1000L;
       RampVF(&sin_pwm, &VFRamping);
180
   *,
182 /*
        VFRamping. direction = -1; //12-23-04
        VFRamping. period = 8000L;
184
        VFRamping. dF = 1;
        VFRamping. dV = 5000;
186
        VFRamping. fstep = 0;
        VFRamping. vstep = 100L;
188
       RampVF(&sin_pwm, &VFRamping);
190 */
       sin_{-}pwm \cdot V3 = -6554;
   ||
192
        VControl. igain = 5;
        VControl. pgain = 5;
194 //
       VControl.igain = 60000;
196
       VControl.pgain = 60000;
        VControl. igain = 50;
198
        VControl. pgain = 5\theta;
       VControl.igain = 25;
200 //
        VControl. pgain = 25;
   ||
202 //
        VControl.vcommand = 389;
        VControl.vcommand = 76;
        VControl.vcommand = 420;
204 //
        VControl.vcommand = 480;
   //
       VControl.vcommand = 275;
                                    //old value 225
206
       sin_pwm \cdot V3 = -10000;
                                update_PWM(&sin_pwm);
208 //
       sin_pwm. V3 = -10000;
   //
210
       sin_pwm.V3 = 1000; update_PWM(@sin_pwm);
   ||
212 //
       sin_pwm. V3 = -10923; update_PWM(@sin_pwm);
       createcBuffer(&SerTxBuffer);
214
       SerTxBuffer.empty = 1;
       while (1)
216
       {
218
  /*
            if (isr_count \ge 2000L)
220
            {
```

//VControl.vcommand = 389 + itoggle * 30;222 VControl.vcommand = VControl.vcommand + itoggle*30; itoggle = -1*itoggle;224 $isr_count = 0;$ } 226 *. if (0 = VFRamping. ramping)228 /* VFRamping. direction = -1; 230 VFRamping. period = 12000L;VFRamping. dF = 20 * 256; 232 VFRamping. dV = 10000;VFRamping. fstep = 100L;234 VFRamping. vstep = 100L;236 RampVFControl(&sin_pwm, &VFRamping, &evCounterB, 4000L, 1); 238 if (0 == VFRamping.ramping) { 240 VFRamping. direction = 1;VFRamping. period = 12000L;242 VFRamping. dF = 20 * 256; VFRamping. dV = 10000;244 VFRamping. fstep = 100L;VFRamping. vstep = 100L;246 ł $RampVFControl(Usin_pwm, UVFRamping, UvvCounterB, 4000L, 2);$ 248 * / 250 if (0 = VFRamping.ramping) //12-20-04ł 252VFRamping. direction = -1;VFRamping.period = 6000L; 254VFRamping.dF = 20 * 256; VFRamping.dV = 10000; 256VFRamping.fstep = 250L; VFRamping.vstep = 250L; 258RampVFControl(&sin_pwm, &VFRamping, &evCounterB, 2000L, 1); 260 if (0 = VFRamping.ramping)262 { VFRamping.direction = 1;264 VFRamping.period = 6000L; VFRamping.dF = 20 * 256; 266 VFRamping.dV = 10000;VFRamping.fstep = 250L; 268VFRamping.vstep = 250L;

 \sim 118 \sim

270 RampVFControl(&sin_pwm, &VFRamping, &evCounterB, 2000L, 2); 272 $sin_pwm \cdot V3 = -(32767 - sin_pwm \cdot V1);$ //Hack to demonstrate third harmonic voltage regulation 274 $\sin_p wm \cdot V3 = 0;$ controlV3(&VControl, &sin_pwm); 276 // update_PWM(&sin_pwm); 278 //Single update for everybody to ensure synchronous update 280 writeSerBuffer(&SerTxBuffer, VControl.insum, &evCounterA, 500,1); 282 writeSerBuffer(&SerTxBuffer, VControl.verror, &evCounterA, 500,2); writeSerBuffer (&SerTxBuffer, VControl.vcommand, / 284 &evCounterA, 500,3; writeSerBuffer(&SerTxBuffer, VControl.accum, &evCounterA, 500,4); 286 writeSerBuffer(&SerTxBuffer, sin_pwm.V3, &evCounterA, 500,5); writeSerBuffer (&SerTxBuffer, VControl.vbus, &evCounterA, 500,6); 288 terminate_wrtSerBuffer(&SerTxBuffer, &evCounterA, 500); 290 $sin_pwm \cdot V1 = 0 x \, 7fff;$ 292 / $sin_pwm. V1 = 26213;$ $sin_pwm.V1 = 0;$ $sin_pwm \cdot V3 = 0 x 7 fff;$ 294 $sin_pwm \cdot V3 = 0;$ $sin_pwm.F1.f = 60*256;$ 296 / sin_pwm . F1. n = 8;298 /* if $(isr_count \ge 5000L)$ 300 // if $(isr_count \ge 5000L)$ { 302 sin_pwm . $V3 = -sin_pwm$. V3; 11 $sin_pwm.V3 = sin_pwm.V3 + itoggle * 10000;$ 304 $update_PWM(\&sin_pwm);$ itoggle = -1*itoggle;306 $isr_count = 0;$ } 308 310 */ 312 // sendChar('V'); printADC(8);printADC(5);314 // sendChar('B'); 11 printADC(3);316 //

```
sendChar('H'); //this works
318 //
320
       }
322
       /* end main() */
324
   ł
326
   interrupt void high_interrupt_isr()
328 {
       if (1 == BITGET(EVAIFRA,0)) //Power Drive Interrupt
330
       ł
            sin_pwm.fault.flag = 1;
            sin_pwm.fault.count++;
332
            sin_pwm.V3 = 0;
            sin_pwm.V1 = 0;
334
            update_PWM(&sin_pwm);
            sendChar('*');
336
            sendChar('f');
            \operatorname{asm}("\_NOP");
338
       }
340
        if (1 == BITGET(SCICTL2,7)) //TXRDY
        //To do: no interrupts; something is masking these interrupts
342
            sendBuffer(&SerTxBuffer);
344
        }
346 }
   interrupt void periodic_interrupt_isr()
348
   ł
        disable_ints();
350
       PBDATDIR \mid = 0 \times 0040; //Set IOBP6 High
        print_reg('A', IFR);
352 //
        print_reg('B', IMR);
   \square
        print_reg('C', EVAIFRA);
354 //
        print_reg('D',EVAIMRA);
   //
        sendChar(' \setminus r'); sendChar(' \setminus n');
356 //
        if (1 == BITGET(EVAIFRA,7)) //T1PINT Flag
        {
358
            PBDATDIR = 0x0040; //Set IOBP6 High
   //
360
            handle_PWM_interrupt(&sin_pwm);
362
            EVAIMRA = 0x0080; /* Enable Timer 1 period interrupt interrupts */
            EVAIFRA = 0xffff; /* Clear all EV1 group A EV interrupt flags. */
364
```

```
366 //
            sendChar('P');
            print_reg('A', IFR);
   ||
            print_reg('B', IMR);
368 //
            print_reg('C', EVAIFRA);
            print_reg('D',EVAIMRA);
370 //
            sendChar('\langle r' \rangle; sendChar('\langle n' \rangle;
   //
            PBDATDIR &= ~0x0040; //Sets IOBP6 Low
372 //
       }
374
        if (1 = BITGET(EVBIFRA, 7)) / T3PINT Flag
376
            isr_count++;
            Ramp_Count++;
378
            evCounterA++;
            evCounterB++;
380
            update_Vout(&VControl);
            EVBIFRA = 0 \times ffff;
382
       }
384
       /* Done with the ISR */
386
       IFR = 0xffff; /* Clear all interrupts.
388 //
        //To do: clear only the flag that was handled;
   */
       this should automatically clear w/o intervention
390
       IMR = 0x0002; /* Enable INT2. */
   //
392
       EVAIMRA = 0x0080; /* Enable Timer 1 period interrupt interrupts */
   //
       EVAIFRA = 0 xffff; /* Clear all EV1 group A EV interrupt flags. */
394
396
       EVBIFRA = 0 \times ffff;
       PBDATDIR &= ~0x0040; //Sets IOBP6 Low
398
       enable_ints();
400
   }
402
404
406
   void trap()
408 {
       //Square wave on the contactor pin (#13) on the serial connector.
       MCRA = MCRA\&(~0x4000);
410
       //make that pin an output pin
412
       PBDATDIR = PBDATDIR | 0 \times 4000;
```

```
414
        while (1) {
             if (GPTCONA & (1 < <13))
416
                 PBDATDIR \mid = 0 \times 0040;
             else
418
                 PBDATDIR &= ^{\circ}0 \times 0040;
        }
420
   }
422
424 void setup_PLL()
   ł
        /* setup the PLL module */
426
        /*
        asm("SPLK
                                            ; Disable PLL first.=CPUCLK/2,");
                      #0041h, PLL_CNTL1
428
        asm("SPLK
                                            ; CLKIN(XTAL) = 10MHz, PLL * 2.0 = 20MHz; ");
                      #00B1h, PLL_CNTL2
                                            ;CLKMD=PLL Enable,f_SYSCLK=f_CPUCLK/2");
                      #0081h, PLL_CNTL1
        asm ("SPLK
430
                                            ;CLKMD=PLL Enable,f_SYSCLK=f_CPUCLK/4");
        asm ("SPLK
                      #0080h, PLL_CNTL1
                                            ;CLKOUT=CPUCLK");
        asm ("SPLK
                      #40C0h, SYSCR
432
        */
        SCSR1 = 0 \times 0000; //0 \times 0600;
434
   }
436
438
   void interrupt phantom()
440 {
        IFR = 0xffff; /* Clear all interrupts. */
442 }
444 /*
   void RampVF(void)
446 {
        int ramping = 0;
        unsigned long ltmp = 0;
448
        ldiv_t \ ldiv_r;
   //
        unsigned long lcount = 0;
450 //
        unsigned long prevFCount = 0;
        unsigned long prevVCount = 0;
452
        sin_pwm \cdot V1 = 0;
454
         sin_pwm \cdot V3 = 0;
         sin_pwm . F1 . f = 1 * 256;
456
         sin_pwm.F1.n = 8;
        update_PWM(&sin_pwm);
458
         disable_ints();
460
         isr_count = 0;
```

```
enable_ints();
462
        ramping = 1;
464
        ltmp = (long)RAMP_VINTVL;
466
        while (1 = ramping)
        {
468
             tmpregister1 = T3PR;
             tmpregister 2 = T3CNT;
470
             if (sin_pwm.F1.f < F1_MAX)
             ł
472
                 if ((isr_count - prevFCount)> (long)RAMP_FINTVL)
474
                      sin_pwm \cdot F1 \cdot f = sin_pwm \cdot F1 \cdot f + RAMP_dF;
                      update_PWM(&sin_pwm);
476
                      prevFCount = isr_count;
                 }
478
            }
480
             if (sin_pwm.V1<(unsigned int)V1_MAX)
            {
482
                 if ((isr_count - prevVCount)> (long)RAMP_VINTVL)
                 {
484
                      sin_pwm.V1 = sin_pwm.V1 + RAMP_dV;
                      PBDATDIR \mid = 0x0040; //Set IOBP6 High
486 //
                      update_PWM(\&sin_pwm);
                      PBDATDIR \mathcal{C} = \ \tilde{0}x0040; \ //Sets \ IOBP6 \ Low
488 //
                      prevVCount = isr_count;
                 }
490
            }
492
             if (isr_count >= RAMP_END)
                 ramping = 0;
494
        }
496
   ł
498 */
   D.1.2
            umacros.h
```

```
// Utility Macros
2 //
   // Utility Macros for TMS320LF2406A
4 // Author: Al-Thaddeus Avestruz
   // Created: 7 November 2004
6 // Copyright 2004 Al-Thaddeus Avestruz
   //
8 // umacros.h
```

Appendix D : Motor Control Embedded Firmware

```
//REV 1.0
10
  #ifndef __UMACROS_
12 #define __UMACROS_
14 #define BITSETL(x,b) ((x)&=~(1<<(b)))
  #define BITSET_H(x,b) ((x)=(1<<(b)))
16 #define BITGET(x,b) (((x)>>(b))& 0x0001)
18 #define SETLO(x,b) ((x)&=~(1<<(b)))
  #define SET_HI(x,b) ((x)|=(1 < <(b)))
20
  #define PI 3.1415927
22 #define TWOPI 6.2831853
  #define TWOPIBYTHREE 2.0943951
24 #define SEVENPI 21.9911485751286
  #define ONEBYTWOPI 0.159154943091895
26
  #define disable_ints() asm("_____setc____intm____")
28
  #define enable_ints() asm("____clrc____intm____");
30 asm("_NOP"); asm("_NOP"); asm("_NOP") //Bug SDSsq29090
_{32} #define sgn(x) (-((x)<0) + ((x)>0))
34 typedef struct
  ł
      unsigned int f;
36
      int n;
38 } typeuQint;
40 typedef volatile unsigned int typeFlag;
  typedef volatile struct
42 {
      unsigned int locked;
      unsigned int id:
44
      unsigned int life;
46 } typeSemaphore;
48 typedef volatile struct
  ł
      typeSemaphore R;
                           //Read
50
      typeSemaphore W;
                           //Write
      typeFlag U;
                           //Update
52
  } typeRWSemaphore;
54
  typedef volatile struct
56 {
```

```
union
           {
58
                int * iarray;
                unsigned int * uiarray;
60
                char * txtarray;
                float * farray;
62
                long * larray;
           } addr;
64
       unsigned int length;
       unsigned int rindex;
66
       unsigned int windex;
       typeFlag overflow;
68
       typeRWSemaphore sem;
70 } typeCircBuffer;
72 typedef struct
   Ł
       char * array;
74
       volatile unsigned int index;
       unsigned int length;
76
       volatile int lock;
       volatile int full;
\mathbf{78}
       volatile int empty;
       volatile int reading;
80
   } typecBuffer;
82
84 union TwoBytes
   {
       unsigned int lt;
86
       unsigned char bt[2];
       //To do: Check array alignments chars are 16 bits
88
   };
90
   struct bitfield
92 {
       unsigned int b7:1;
       unsigned int b6:1;
94
       unsigned int b5:1;
       unsigned int b4:1;
96
       unsigned int b3:1;
       unsigned int b2:1;
98
       unsigned int b1:1;
       unsigned int b0:1;
100
   };
102 typedef union Byte
   ł
       struct bitfield bit;
104
```

unsigned char byte; 106 } byte;

108 #endif // __UMACROS_

D.2 Sine Inverter PWM Module

D.2.1 sin_pwm.c

```
1 //Sine PWM Module
  ||
3 //SCI Peripheral TMS320LF2406A
  //Author: Al-Thaddeus Avestruz
5 // Created: 11 November 2004
  //Copyright 2004 Al-Thaddeus Avestruz
7 //
  //sine_pwm.c
9 //REV 1.0
  //12/1/04
              Nearly constant switching frequency
11
  #include "regs240x.h"
13 #include <stdlib.h>
  #include "pwm/include/F2407pwm.h"
15 #include "pwm/include/svgen.h"
 #include "umacros.h"
17 #include "serialcomm.h"
  #include "sine_pwm.h"
19
  /*
21 typedef struct
  {
       signed int V1;
23
      unsigned int F1;
       signed int V3;
\mathbf{25}
      unsigned int F3;
                            //not yet implemented
      signed int Ph3;
27
      unsigned int fs;
      unsigned int N1;
29
      unsigned int N3;
      unsigned int tpd;
31
       int mflag;
33 } typeSIN_PWM;
  */
35
  //Data Tables
                            //Should always be a multiple of 3
37 #define TBL_LEN 108
  #define TBL_LEN_3 TBL_LEN/3
39 #define TBL_LEN2_3 2*TBL_LEN/3
```

```
#define TBL_LEN_2 TBL_LEN/2
41
            #pragma DATA_SECTION(SinTab, ".tables")
43 //#pragma CODE_SECTION(update_PWM, "fast")
45 signed int SinTab[] =
               \{0, 1905, 3804, 5690, 7557, 9398, 11207, 12978, 14706, 16383, \}
47 18006, 19567, 21062, 22486, 23834, 25101, 26283, 27376, 28377,
               29282, 30087, 30791, 31390, 31884, 32269, 32545, 32712, 32767,
49 32712,32545,32269,31884,31390,30791,30087,29282,28377,
               27376, 26283, 25101, 23834, 22486, 21062, 19567, 18006, 16384,
51 14706,12978,11207,9398,7557,5690,3804,1905,
             0, -1905, -3804, -5690, -7557, -9398, -11207, -12978, -14706, -16383,
_{53} -18006, -19567, -21062, -22486, -23834, -25101, -26283, -27376, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -28377, -283
               -29282, -30087, -30791, -31390, -31884, -32269, -32545, -32712, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -32767, -327
_{55} -32712, -32545, -32269, -31884, -31390, -30791, -30087, -29282, -28377, -30087, -29282, -28377, -30087, -29282, -28377, -30087, -29282, -28377, -30087, -29282, -28377, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -30087, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008, -3008
                -27376, -26283, -25101, -23834, -22486, -21062, -19567, -18006, -16384, -21062, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -1000, -100
57 -14706, -12978, -11207, -9398, -7557, -5690, -3804, -1905;
59 ////Functions
             //To do: run this interupt handler out of RAM
61 void handle_PWM_interrupt(typeSIN_PWM * pwm)
               ł
                                        div_t idiv_r;
63
                                       ldiv_t ldiv_r;
65
                                       signed int fna = 0;
                                       signed int fnb = 0;
67
                                       signed int fnc = 0;
                                       signed int fn3 = 0;
69
                                       signed int itmp = 0;
71
                                       //Private variables
                                       static unsigned int ncnt = 0;
73
                                       static unsigned int N1 = 0;
                                       static unsigned int n3 = 0;
75
                                       static unsigned int na = 0;
                                       static unsigned int nb = 0;
77
                                       static unsigned int nc = 0;
                                       static unsigned int tpd_2 = TMR_PERIOD/2;
79
                                       static signed int V1 = 0;
                                       static signed int V3 = 0;
81
                                       static signed int V3tmp = 0;
                                       static signed int tpd = TMR_PERIOD;
83
                                                                 //must be signed for the compiler to do the
                                                                 //multiply properly
85
```

//To do: fix tpd so it can be unsigned and still multiply properly

87

```
//Check mutex flag for update
       if (pwm->mflag)
89
       {
            V1 = pwm -> V1;
91
            V3tmp = pwm \rightarrow V3;
            tpd = pwm \rightarrow tpd;
93
            tpd_2 = tpd >>1;
            N1 = pwm \rightarrow N1;
95
           T1PR = pwm->tpd; /* Timer Period Register*/
       }
97
       if ((0==n3) | | (TBL_LEN_2=n3)) V3=V3tmp;
99
       // update only on zero crossings of phi3
101
       ncnt++;
       if (ncnt \ge N1)
103
       ł
            //Fundamental
105
            if (na < TBL\_LEN) na++; else na=0;
   ||
            //To do: error here maybe should be na++<TBL_LEN
107
            if (++na<TBLLEN); else na=0;</pre>
            if (na>TBL_LEN2_3) nb = na - TBL_LEN2_3;
109
                                                //if (ka + K/3) > K
                 else nb = na + TBLLEN_3;
            if (na>TBL\_LEN_3) nc = na - TBL\_LEN_3;
111
                 else nc = na + TBL_LEN2_3;
                                                 //if (ka + 2*K/3) > K
113
            //To do: MSK V1 also.
                                       e.g.
            //if ((0==na))|| (TBL_LEN_2==na)) V1=V1new;
115
            itmp = ((long)V1 * (long)SinTab[na]) >> 16;
117
                 //Voltage Scale (14 bits max)
            itmp = 2*itmp;
119
            fna = ((long)itmp * (long) tpd) >> 16; //really a mult by tpd/2
            if (fna > 0) fna -=1;
121
            if (fna < 0) fna +=1;
            itmp = ((long)V1 * (long)SinTab[nb]) >> 16;
123
            itmp = 2*itmp;
            fnb = ((long)itmp * (long) tpd) >> 16;
125
            if (fnb > 0) fnb = 1;
            if (fnb < 0) fnb +=1;
127
            itmp = ((long)V1 * (long)SinTab[nc]) >> 16;
            itmp = 2*itmp;
129
            fnc = ((long)itmp * (long) tpd) >> 16;
            if (fnc > 0) fnc -=1;
131
            if (fnc < 0) fnc +=1;
133
            //3rd Harmonic
            if ((n3+3) < \text{TBL} \le n) n3=n3+3; else n3=0;
135
```

```
itmp = ((long)V3 * (long)SinTab[n3]) >> 16;
            itmp = 2*itmp;
137
            fn3 = ((long)itmp * (long) tpd) >> 16;
            if (fn3>0) fn3=1;
139
            if (fn3 < 0) fn3 + =1;
141
            /* Phase A duty cycle */
            CMPR1 = ((unsigned int)((fna + fn3) + tpd_2));
143
                 //Compare threshold
            itmp = CMPR1;
145
            /* Phase B duty cycle */
            CMPR2 = ((unsigned int)((fnb + fn3) + tpd_2));
147
            /* Phase C duty cycle */
            CMPR3 = ((unsigned int)((fnc + fn3) + tpd_2));
149
            ncnt = 0;
151
        };
153
       pwm \rightarrow mflag = 0; //release mutex
155
            if (27 = = na)
   //
157
                 {
                      print_reg('M', CMPR1);
                      print_reg(T', tpd);
159 //
                 }
            if (81 = = na)
161 //
                 {
                      print_reg('N', CMPR1);
163 //
                     print_reg('U', tpd);
                 }
165 //
167
   void update_PWM(typeSIN_PWM * pwm)
169 {
        div_t idiv_r;
       ldiv_t ldiv_r;
171
       unsigned long ltmp = 0;
       static unsigned long fs0thresh = FS0;
173
       while (pwm->mflag); //Wait for flag to clear
175
       pwm \rightarrow F3. f = 3*pwm \rightarrow F1. f;
177
       pwm \rightarrow F3.n = pwm \rightarrow F1.n;
179
       ltmp = ((unsigned long)TBLLEN * (unsigned long)pwm->F1.f);
       ltmp = ltmp \gg F1.n;
181
       ldiv_r = ldiv((unsigned long) fs0thresh, ltmp);
183
```

```
pwm->N1 = (unsigned int)ldiv_r.quot;
       if ((2*ldiv_r.rem) > ltmp) pwm->N1+=1; //rounding
185
       //To do: add rounding hysteresis so won't oscillate between fs's
187
       ltmp = pwm -> fs;
       pwm \rightarrow fs = ((unsigned long)pwm \rightarrow N1 /
189
            *(unsigned long)TBLLEN * /
                (unsigned long)(pwm->F1.f))>>pwm->F1.n;
191
                    //align switching period with the table
193
       if (ltmp > pwm -> fs) fs0thresh = FS0 - FS0HYST;
            else if (ltmp < pwm \rightarrow fs) fs0thresh = FS0 + FS0HYST;
195
       ldiv_r = ldiv((unsigned long) CLKOUT, /
197
            2*PRESCALE*(unsigned long) pwm->fs);
199
       pwm->tpd = (unsigned int) ldiv_r.quot; //calc new timer period
       //To do: is this less than 32767
201
       if (pwm->tpd > 32767) pwm->tpd=32767;
       //added 2/20/05 because handle_PWM_interrupt() won't do >32767
203
        if (pwm->tpd< (unsigned int)MIN_TMR1PD) /
205
            pwm->tpd = (unsigned int)MIN_TMR1PD;
       //limit the switching freq
207
       //Update parameters --- setting the flag causes isr to
209
        //update all parameters
        disable_ints();
211
       pwm \rightarrow mflag = 1;
        enable_ints();
213
   }
215
   void setup_PWM(typeSIN_PWM * pwm)
217 {
        //To do: disable interrupts
        /* setup the modules */
219
       MCRA = MCRA\&(~0x4000);
221
       PBDATDIR = PBDATDIR | 0 \times 4000;
223
        /* Set T3PWM low */
                           // Select IOPF2
       SET_LO(MCRC, 10);
225
        SET_HI(PFDATDIR, 10); // Output
        SET_LO(PFDATDIR, 2); // Pin low
227
        /* reset any faults */
229
        reset_PWM_fault();
231
```

```
PIACKR1 = 0x0001;
                            //Ack PDP Interrupt — Si Errata
       EVAIFRA = 0xFFFF;
                            //Clear EVA interrupt flags
233
        /* Set up PWM, the correct way: */
235
       SCSR1 = 0x0004; //EVA Clock Enable
237
       pwm -> V1 = 0;
       pwm -> V3 = 0;
239
       pwm \rightarrow F1.f = 1 * 256;
       pwm \rightarrow F1.n = 8;
241
       update_PWM(pwm);
       T1PR = pwm \rightarrow tpd;
243
        /* Set Timer Period explicitly so that we can go into the interrupt*/
245
247
       DBTCONA = DBTCON_INIT_STATE;
       /* Setup the bridging IGBT gate driver polarities */
249
       ACTRA = COMPARE1_AL +
                COMPARE2_AH +
251
                COMPARE3_AL +
                COMPARE4_AH +
253
                COMPARE5_AL +
                COMPARE6_AH;
255
       CMPR1 = 0; /* Phase A duty cycle */
257
       CMPR2 = 0; /* Phase B duty cycle */
       CMPR3 = 0; /* Phase C duty cycle */
259
       COMCONA=0xa200; //10100010 CENABLE CLD0 FCOMPOE
261
       T1CON = PWM\_INIT\_STATE;
       MCRA = 0 \times 0 \text{ fc} 0;
263
       EVAIFRA = 0xffff; /* Clear all EV1 group A EV interrupt flags. */
265
       EVAIMRA = 0 \times 0080 + 0 \times 0001;
            /* Enable Timer 1 period interrupts and PDP*/
267
       /* Setup done */
269
       /* reset any faults */
271
       reset_PWM_fault();
273
       //To do: enable interrupts
275
   ł
277
   void reset_PWM_fault(void)
279 {
```

```
int i;
        /* Clear faults on drivers */
281
       SETLO(MCRC, 3);
                               // Select IOPE3
       SET_HI(PEDATDIR, 11); // Output
283
       SET_HI (PEDATDIR, 3); // Pin high
       SET_LO(PEDATDIR, 3); // Pin low
285
        /* Assert latch reset */
287
                               // Select IOPD0
       SET_LO(MCRB, 8);
       SET_HI(PDDATDIR, 8); // Output
289
       \texttt{SETLO}(\texttt{PDDATDIR}, 0); \ // \ \textit{Pin} \ \textit{low}
        for ( i =0; i <100; i++)
291
            asm("nop");
                               // Delay to allow the latch to reset
       SET_HI(PDDATDIR,0); // Pin high
293
   }
```

D.2.2 Header Files

sin_pwm_init.h

```
1 // Sine PWM Initializations Header File
  \prod
3 //SCI Peripheral TMS320LF2406A
  //Author: Al-Thaddeus Avestruz
5 // Created: 11 November 2004
  //Copyright 2004 Al-Thaddeus Avestruz
7 //
  //sine_pwm.h
9 //REV 1.0
11 #include "sine_pwm.h"
13 //Data Structures
  /*
_{15} typedef volatile struct
  ł
      signed int V1;
17
      typeuQint F1;
      signed int V3;
19
      typeuQint F3;
      signed int Ph3;
                            //not yet implemented
21
      unsigned long fs;
      unsigned int N1;
23
      unsigned int N3;
      unsigned int tpd;
25
      unsigned int prescale;
      typeFault fault;
27
      unsigned int vbus;
```

```
volatile int mflag;
\mathbf{29}
  } typeSIN_PWM;
31 */
_{33} typeSIN_PWM sin_pwm =
           //V1
зз 0,
  \{1*256,8\},\
                    //F1
37 0, //V3
  \{3*256,8\},\
                    //F3
           //Ph3
39 0,
  FS0,
           //fs
41 1, //N1
  1, //N3
43 TMR_PERIOD, //tpd
  1,
                //prescale
\{0, 0\},\
         //fault.flag, fault.count
  0,
47 0
           //mflag \ 0=exclude
  };
```

D.2.3 sin_pwm.h

```
1 //Sine PWM Module Header File
  3 //SCI Peripheral TMS320LF2406A
  //Author: Al-Thaddeus Avestruz
5 // Created: 11 November 2004
  //Copyright 2004 Al-Thaddeus Avestruz
7 //
  //sine_pwm.h
9 //REV 1.0
in #include <stdio.h>
  #include "umacros.h"
13
  //#define FS0 10800
      //Nominal Switching Frequency needs to be a multiple of TBL_LEN
15
  //#define FS0HYST 108
17
  #define FS0 30800
     //Nominal Switching Frequency needs to be a multiple of TBL_LEN
19
  #define FS0HYST 308
21
 #define PRESCALE 1
23 #define TMR_PERIOD (5000/PRESCALE)
      //Nominal Timer Period Must be less than 32767
      //for handle_PWM_interrupt() to work properly
25
```

```
#define MIN_TMR1PD (200/PRESCALE)
27
  //To do: Make an ifndef here
29 #define CLKOUT 40000000
31 //Data Structures
  /*
33 typedef struct
  Ł
       signed int V1;
35
       unsigned int F1;
      signed int V3;
37
      unsigned int F3;
      signed int Ph3;
                            //not yet implemented
39
      unsigned int fs;
      unsigned int N1;
41
      unsigned int N3;
      unsigned int tpd;
43
      volatile int mflag;
45 } typeSIN_PWM;
  */
47 typedef volatile struct
  ł
      unsigned int flag;
49
      unsigned int count;
51 } typeFault;
53
  typedef volatile struct
55 {
      signed int V1;
      typeuQint F1;
57
      signed int V3;
      typeuQint F3;
59
      signed int Ph3;
                            //not yet implemented
      unsigned long fs;
61
      unsigned int N1;
      unsigned int N3;
63
      unsigned int tpd;
      unsigned int prescale;
65
      typeFault fault;
      unsigned int vbus;
67
       volatile int mflag;
69 } typeSIN_PWM;
71 //Function Prototypes
```

73 void handle_PWM_interrupt(typeSIN_PWM *);

```
void update_PWM(typeSIN_PWM *);
75 void setup_PWM(typeSIN_PWM * pwm);
void reset_PWM_fault(void);
```

D.3 Volts per Hertz Module

D.3.1 vfcontrol.c

```
1 //TMS320LF2406A Controller Driver Module
  //
3 // Peripheral TMS320LF2406A
  //Author: Al-Thaddeus Avestruz
5 // Created: 13 Dec 2004
  //Copyright 2004 Al-Thaddeus Avestruz
7 //
  //vfcontrol.c
9
  #include <stdlib.h>
11 #include "regs240x.h"
  #include "periphs.h"
13 #include "umacros.h"
  #include "sine_pwm.h"
15 #include "vfcontrol.h"
17 #define NEGTHRESH 100
19 /*
  typedef struct
21 {
      int direction; //(plus or minus 1)
      unsigned long period;
23
      unsigned int dV;
      unsigned int dF;
25
      unsigned int fstep;
      unsigned int vstep;
27
  } typeRamp;
29
  extern volatile unsigned long RampCount = 0;
31 */
33 volatile unsigned long Ramp_Count = 0;
35 void RampVF(typeSIN_PWM * pwm, typeRamp * ramp)
  {
37
      int ramping = 0;
      unsigned long prevFCount = 0;
      unsigned long prevVCount = 0;
39
      unsigned long fintvl = 0;
```

```
unsigned long vintvl = 0;
41
      unsigned int currentdF = 0;
      unsigned int currentdV = 0;
43
      signed int dir = 1;
      signed int current F = 0;
45
      signed int current V = 0;
      ldiv_t ldiv_r;
47
      ldiv_r = ldiv((long)ramp->vstep * ramp->period, (long)ramp->dV);
49
       vintvl = ldiv_r.quot;
51
      ldiv_r = ldiv((long)ramp->fstep * ramp->period, (long)ramp->dF);
       fintvl = ldiv_r.quot;
53
       disable_ints();
55
      Ramp_Count = 0;
       enable_ints();
57
59
      while (Ramp_Count <= ramp->period)
       Ł
61
           tmpregister1 = T3PR;
  11
           tmpregister2 = T3CNT;
63 //
           if (currentdF < ramp->dF)
           {
65
               if ((Ramp_Count - prevFCount) > fintvl)
               {
67
                    currentdF += ramp \rightarrow fstep;
                    currentF = pwm -> F1.f;
69
                    currentF = currentF + (ramp->direction * ramp->fstep);
                    if (currentF >0) pwm->F1.f = (unsigned int) currentF;
71
                        else pwm->F1.f = 1;
                    update_PWM(pwm);
73
                    prevFCount = Ramp_Count;
               }
75
           }
77
           if (currentdV < ramp\rightarrowdV)
           ł
79
               if ((Ramp_Count - prevVCount) > vintvl)
               {
81
                    currentdV += ramp->vstep;
                    currentV = (unsigned int) pwm > V1;
83
                    currentV = currentV + (ramp->direction * ramp->vstep);
                    if (currentV >=0) pwm->V1 = currentV;
85
                         else pwm->V1 = -currentV;
                    PBDATDIR \mid = 0x0040; //Set IOBP6 High
87 //
                    update_PWM(pwm);
```

```
89 //
                      PBDATDIR \mathfrak{G} = \ \tilde{} 0x0040; //Sets IOBP6 Low
                      prevVCount = Ramp_Count;
                 }
 91
             }
 93
        }
           //while
 95
   }
 97
   void RampVFControl(typeSIN_PWM * pwm, typeRamp * ramp,
        volatile unsigned long *ptimer, /
 99
        unsigned long trigger, unsigned int myinstance)
   {
101
        static unsigned long prevFCount = 0;
        static unsigned long prevVCount = 0;
103
        static unsigned long fintvl = 0;
        static unsigned long vintvl = 0;
105
        static unsigned int currentdF = 0;
        static unsigned int currentdV = 0;
107
        static unsigned int triggered = 0;
109
        signed int currentF = 0;
                                     //temp variables
        signed int current V = 0;
111
        ldiv_t ldiv_r;
113
        if (0 = \text{ramp} - \text{sramping})
115
        {
            ramp \rightarrow ramping = myinstance;
117
            ldiv_r = ldiv((long)ramp->vstep * ramp->period, (long)ramp->dV);
119
            vintvl = ldiv_r.quot;
            ldiv_r = ldiv((long)ramp \rightarrow fstep * ramp \rightarrow period, (long)ramp \rightarrow dF);
121
            fintvl = ldiv_r.quot;
123
            prevFCount = 0;
125
            prevVCount = 0;
            currentdF = 0;
            currentdV = 0;
127
            triggered = 0;
129
131
            disable_ints();
            *ptimer = 0;
            enable_ints();
133
       }
135
       if ((*ptimer>trigger) && (myinstance == ramp->ramping) && !triggered)
```

```
{
137
           *ptimer=0;
           triggered = 1;
139
       if (triggered && (myinstance == ramp->ramping))
141
       ł
           if(*ptimer <= ramp->period)
143
            ł
                tmpregister1 = T3PR;
145
       //
                tmpregister2 = T3CNT;
147
                if (currentdF < ramp \rightarrow dF)
                Ł
149
                     if ((*ptimer - prevFCount) > fintvl)
                     Ł
151
                         currentdF += ramp \rightarrow fstep;
                         currentF = pwm \rightarrow F1.f;
153
                         currentF = currentF + (ramp->direction * ramp->fstep);
                         if (currentF >0) pwm->F1.f = (unsigned int) currentF;
155
                              else pwm—>F1.f = 1;
                         update_PWM(pwm);
157 //
                         prevFCount = *ptimer;
                     }
159
                }
161
                if (currentdV < ramp \rightarrow dV)
                {
163
                     if ((*ptimer - prevVCount) > vintvl)
                     {
165
                         currentdV += ramp->vstep;
                         currentV = (unsigned int) pwm->V1;
167
                         currentV = currentV + (ramp->direction * ramp->vstep);
                         if (currentV >=0) pwm->V1 = currentV;
169
                              else pwm->V1 = -currentV;
                         PBDATDIR = 0x0040; //Set IOBP6 High
        11
171
                         update_PWM(pwm);
   //
       11
                         173
                         prevVCount = *ptimer;
175
                    // if
                 }
            }
               else
177
                 {
                     ramp—>ramping = 0;
179
                     triggered = 0;
                     disable_ints();
181
                     * ptimer = 0;
                     enable_ints();
183
                 }
                    //else
```

```
}
185
   ł
187
189 typedef struct
   ł
        unsigned int vbus
191
        unsigned int vcommand;
        unsigned int vmeas [8];
193
        unsigned int insum;
        signed int verror;
195
        signed int accum;
        unsigned int pgain;
197
        unsigned int igain;
        unsigned int mflag;
199
   } typeVout;
201 */
   void controlV3(typeVout * vout, typeSIN_PWM * pwm) //PI Controller
203 {
        int i = 0;
205
        signed int v3max = 0;
        signed long accum_max = 0;
207
        signed int poutput = 0;
        static signed long accumout = 0;
209
        signed int tmpoutput = 0;
        div_t idiv_r;
211
        if (1 = vout \rightarrow mflag)
213
            PBDATDIR = 0x0040; //Set IOBP6 High
215 //
            vout->insum = 0;
            for (i=0; i <8; i++)
217
            ł
                 vout \rightarrow insum = vout \rightarrow insum + (vout \rightarrow vmeas [i] >>5);
219
                 //Sum eight 10 bit left justified unsigned inputs.
                 //Full count 14 bits right justified.
221
            }
223
            v3max = 32767 - pwm -> V1;
225
            \operatorname{accum}_{\max} = ((\operatorname{signed long}) \operatorname{v3max}) < <16; //32 \ bit \ accumulator
227
            vout->vbus = vout->vbus>>4;
                 //Bus voltage measurement 10 bits. Full count 14 bits
229
            vout->verror = (signed int) /
231
                 (vout->vcommand<<4) - (signed int) vout->insum;
```

```
233
           accumout += 4L * /
            ((signed long) vout->igain * (signed long) vout->verror);
235
237
                             Saturate accumulator for underflow and overflow
            //Anti-Windup:
239
            if (accumout < 0) accumout = 0;
            if (accumout > accum_max) accumout = accum_max;
241
            vout->accum = (signed int) (accumout>>16);
243
245
            //Calculate proportional output
247
            poutput = (10L * /
            (signed long)vout->pgain * (signed long)vout->verror)>>16;
249
            poutput = 5 * poutput;
251 //
            //Check for possible overflow and then add gain outputs
253
            if ((sgn(poutput) == sgn(vout->accum)) && (0 != sgn(poutput)))
255
            {
                if (abs(poutput) > (32767 - abs(vout->accum)))
257
                {
                     if (1 == sgn(poutput)) tmpoutput = 32767; //overflow
259
                     else tmpoutput = -32767; //underflow
                }
261
                else tmpoutput = poutput + vout->accum;
            }
263
            else tmpoutput = poutput + vout->accum;
265
            //Saturate V3 for underflow and overflow
            //negative V3 values for phi = pi control
267
            if (\text{tmpoutput} < 0) \text{ pwm} > V3 = 0;
            if (tmpoutput > v3max) pwm->V3 = -v3max;
269
            else pwm->V3 = -abs(tmpoutput);
271
273
            PBDATDIR \mid = 0x0040; //Set IOBP6 High
            update_PWM(pwm);
275
            PBDATDIR \mathcal{B} = [0x0040; //Sets IOBP6 Low]
277
            disable_ints();
            vout\rightarrowmflag = 0;
279
            enable_ints();
```

```
PBDATDIR \mathcal{E} = \ \ \tilde{} 0x0040; \ \ //Sets \ IOBP6 \ Low
281 //
         }
283 }
285 void update_Vout(typeVout * vout)
         static int i = 0;
287
         if ((0 = \text{vout} -> \text{mflag})) // \&\& (0 = (ADCTRL2 \& SEQ1_BSY)))
289
         ł
               if (i < 8)
291
               {
                    MAXCONV = 0 \times 0001;
                                             //Two conversions
293
                    CHSELSEQ1 = 0 \times 0008 + (0 \times 0003 < <4);
295
                    ADCTRL2 \mid = RESET_SEQ1;
                    ADCTRL2 \mid = SOC_SEQ1;
                                                    //start conversion
297
                         \operatorname{asm}(" NOP");
                         \operatorname{asm}("\_NOP");
299
                         \operatorname{asm}(\operatorname{"}_{\operatorname{NOP"}});
                         \operatorname{asm}(" NOP");
301
                    while (ADCTRL2 & SEQ1_BSY);
                    vout \rightarrow vmeas[i] = RESULT0;
303
                    vout \rightarrow vbus = RESULT1;
                    i + +;
305
              }
                 else
               {
307
                    i = 0;
                    vout\rightarrowmflag = 1;
309
              }
311
         }
    }
313
   void setupV3ADC(void)
315 {
         //Dedicated ADC Pins
         //Setup ADC Timer
317
         SCSR1 \mid = 0 \times 0080;
         //Setup ADC Control Register
319
         ADCTRL1 = RESET_ADC + ADC_SOFT + \setminus
              ACQ\_PRESCALE\_X2 + CPS\_CLK\_2 + START\_STOP;
321
         ADCTRL2 = INT_DIS_SEQ1 + INT_DIS_SEQ2;
323
         //Maximum Conversions per autoconvert
        MAXCONV = 0 \times 0001; //2 conversions
325
         //ADC input channel sequencing
327
         CHSELSEQ1 = 8; //ADC in from DC Reg Output
```

```
329 CHSELSEQ1 += 0x0003<<4; //Inverter DC Bus Voltage
331 //Reset ADC
resetADC();
333
}
D.3.2 vfcontrol.h</pre>
```

```
1 //Motor Controller Module Header File
  11
3 //SCI Peripheral TMS320LF2406A
  //Author: Al-Thaddeus Avestruz
5 // Created: 13 December 2004
  //Copyright 2004 Al-Thaddeus Avestruz
7 //
  //vfcontrol.h
9 //REV 1.0
11 #include "umacros.h"
13 #ifndef __VFCONTROL_
  #define __VFCONTROL_
15
  typedef struct
17 {
      int direction; //(plus or minus 1)
      unsigned long period;
19
      unsigned int dV;
      unsigned int dF;
21
      unsigned int fstep;
      unsigned int vstep;
23
      int ramping;
25 } typeRamp;
27
  typedef struct
29 {
      unsigned int vcommand;
31
      unsigned int vmeas [8];
      unsigned int vbus;
      unsigned int insum;
33
      signed int verror;
      signed int accum;
35
      unsigned int pgain;
      unsigned int igain;
37
      unsigned int mflag;
39 } typeVout;
```

```
41
  //Prototypes
43
  void RampVF(typeSIN_PWM * pwm, typeRamp * ramp);
45 void RampVFControl(typeSIN_PWM * pwm, typeRamp * ramp,
      volatile unsigned long *ptimer, unsigned long trigger, \
      unsigned int myinstance);
47
  void controlV3(typeVout * vout, typeSIN_PWM * pwm);
49 void update_Vout(typeVout * vout);
  void setupV3ADC(void);
51
  //Globals
53
55
57 //typeRamp VFRamping = { 1, 0, 1, 1, 0, 0 };
  //volatile unsigned long Ramp_Count = 0;
59
```

#endif

D.4 Serial Communications Module

D.4.1 serialcomm.c

```
1 //Serial Communications Module
  //
3 //SCI Peripheral TMS320LF2406A
  //Author: Al-Thaddeus Avestruz
5 //Created: 2 November 2004
  //Copyright 2004 Al-Thaddeus Avestruz
7 //
  //serialcomm.c
9 //REV 1.0
11 #define ODD 0
 #define EVEN 1
13
 #include "regs240x.h"
15 #include "umacros.h"
 #include "serialcomm.h"
17 #include <stdlib.h>
19
  //SetupSerial tested 11/17/04
21 unsigned char SetupSerial (void)
  {
```

```
23 // union TwoBytes brr; //Bit Rate Register
                  byte bSCICCR;
       ||
25
               bSCICCR.byte = 0;
       ||
27
      //Configure SCITx and SCIRx pins
                 MCRA =0 \times 0003;
29
31 //Enable SCI CLK
                  SCSR1 = 0x0040; //Bit 6 SCI CLKEN
33
       //Enable RS485 driver — needed for PIIPM
                 MCRA = MCRA\&(~0x0004); //Makes port IOPA2
35
                  PADATDIR = 0 \times 0400; //Set IOPA2 as output
                  PADATDIR |= 0x0004; //Set IOPA2 High -- Enable RS485 Driver
37
       // PADATDIR \mathcal{E}=~~0x0004; //Sets IOPA2 Low
39
                   resetSCI();
41 //Register Setup SCICCR - SCI Communication Control Register
                  bSCICCR.byte = DATA-1; //Sets lower 3 bits
43 //
                  bSCICCR. bit. b7 = STOP-1;
       11
                  bSCICCR \cdot bit \cdot b6 = PARITY;
 45 //
                 bSCICCR. bit. b5 = PARITY_EN;
       //
 47 // bSCICCR.bit.b4 = 0; //Disable Loopback
                  bSCICCR.bit.b3 = 0; // 0 - Select Idle Line Mode; 1 - Address Bit Mode
        ||
 49
                  SCICCR=bSCICCR.byte;
       //
                   SCICCR = 0x07;
 51
                   BITSET_L(SCICCR, 7);
                   BITSET_L(SCICCR, 6);
 53
                   BITSETL(SCICCR, 5);
                   BITSETL(SCICCR, 4);
 55
                   BITSET_L(SCICCR, 3);
 57
        //SCI Control Register
                    SCICTL1 = ((RXERRINT << 6) + (SWRESET << 5) + (IXWAKE << 3) + / 
 59
                                (SLEEP << 2) + (TXENA << 1) + RXENA);
 61
                    SCICTL2 = ((RXBKINT <<1) + TXINT);
  63
  65
  67
  69 //Baud Rate Register Setup
```
```
brr.lt = ((int) CLKOUT)/((int) BAUD*8) - 1;
    11
73
                // Save the 16-bit value in local
           SCIHBAUD = brr.bt[1];
    75
       // Write low byte to Baud Select Register High byte
    11
           SCILBAUD = brr.bt [0];
77
       // Write high byte to Baud Select Register Low byte
79
       SCIHBAUD = 0 \times 00; //38400 baud with a 40 MHz CLKOUT
       SCILBAUD = 0 \times 81;
81
83 //Enable Receive Buffer Interrupt
   // BITSET_H(SCIPRI,5); //Low priority
85 // BITSET_H(SCICTL2, 1); //Enable
   // BITSET_L(SCICTL2, 1); //Disable
87
       SCIPRI = ((TXPRIORITY << 6) + (RXPRIORITY << 5) + (SCISOFTFREE << 3));
89
       setSCI();
91
93
95 //Enable SCI
  // BITSET_H(SCICTL1,1); //Transmitter enable
97 // BITSET_L(SCICTL1,0); //Receiver disable
       SCICTL1 =0 \times 0020;
99
   }
101
   //sendChar() tested 11/17/04
103 unsigned char sendChar (unsigned char cinput)
   ł
       while (0 == BITGET(SCICTL2, 7)); //Wait until buffer is empty
105
       SCITXBUF=cinput;
       return(1);
107
   }
109
  unsigned char sendc (unsigned char cinput)
111 {
       if (1==BITGET(SCICTL2,7)) //Check if buffer empty
113
           SCITXBUF=cinput;
           return(1);
115
       }
       else return(0);
117
  }
```

71

```
119
   void print_reg(char label, int reg)
121
  {
       int i = 0;
       sendChar(label);
123
       sendChar('_');
       for (i=16; i>0; i--)
125
       ł
            if ((12==i)||(8==i)||(4==i)) sendChar(', ');
127
            if (1 = ((reg >>(i-1))\& 0x0001)) sendChar('1');
                 else sendChar('0');
129
       }
       sendChar(' r'); sendChar(' n');
131
   ł
133
   inline unsigned char in_sendChar(unsigned char cinput)
135 {
        if (1 == BITGET(SCICTL2, 7))
        ł
137
            SCITXBUF=cinput;
            return(1);
139
        }
       return(0);
141
   }
143
145 unsigned char sendStrLit(const char *inputstr)
        //To do; doesn't work.
        //need to do extra stuff because can't get a pointer to program memory
147
   ł
        while (' \setminus 0' != *inputstr)
149
        Ł
            if (1==sendChar(*inputstr)) inputstr++;
151
        }
153 }
155 unsigned char sendString(char *inputstr)
   ł
        while (' \setminus 0' != *inputstr)
157
        {
            sendChar(*inputstr);
159
            inputstr++;
        }
161
   }
163
   unsigned char sendStringTask(char *inputstr, char *strqueue)
165 {
```

```
167 }
169 inline void resetSCI(void)
   ł
        asm("_NOP");
171
        BITSETL(SCICTL1,5); //Active low reset
        \operatorname{asm}("\_NOP");
173
175 }
177 inline void setSCI(void)
   ł
        \operatorname{asm}("\_NOP");
179
        BITSET_H(SCICTL1,5);
                                   //Enable
        \operatorname{asm}("\_NOP");
181
   }
183
   void iprintd(char *string, unsigned int n)
185 {
        unsigned int i = 0;
        const long a[5] = \{10000, 1000, 100, 10, 1\};
187
        ldiv_t ldiv_r;
189
        for (i=0; i<5; i++)
        {
191
            ldiv_r = ldiv((long)n, a[i]);
            *string = 0x0030 + (unsigned int) ldiv_r.quot;
193
            n = (unsigned int) ldiv_r.rem;
            string++;
195
        }
        *string = '\0'; //Terminate string
197
   }
199
201
   void createcBuffer(typecBuffer * buffer)
203
   {
        buffer ->array = (char *) calloc(buffer ->length, sizeof(char));
205 }
207 void writeSerBuffer (typecBuffer * buffer, int invar,
        volatile unsigned long *ptimer, unsigned long trigger, \
209
            unsigned int myinstance)
   ł
        static int i = 0;
211
       //To do: put these static in the struct
        //so each instance doesn't have to store its own
213
        static int j = 0;
```

```
static int n = 0;
215
        ldiv_t ldiv_r;
217
        const long a[5] = \{10000, 1000, 100, 10, 1\};
219
        if (0 = buffer -> lock)
221
        ł
             n = invar; //To do: this is redundant
223
             buffer \rightarrow lock = myinstance;
        }
225
        if (buffer -> empty && (myinstance == buffer -> lock) \setminus
227
             && !buffer->full && (*ptimer>trigger))
        {
229
             if (i < (buffer -> length - 2))
              {
231
                  if (0==j)
                       {
233
                             if (n<0) *(buffer \rightarrow array + buffer \rightarrow index) = '-';
                            else *(buffer->array + buffer->index) = '_';
235
                            j++;
                       }
237
                  else
                       {
239
                             if (j < 6)
                             {
241
                                  ldiv_r = ldiv((long)n, a[j-1]);
                                  *(buffer \rightarrow array + buffer \rightarrow index) = 0x0030 + \
243
                                       (unsigned int) labs(ldiv_r.quot);
                                 n = (unsigned int)ldiv_r.rem;
245
                                 j++;
                             }
                               else
247
                             {
                                  *(buffer->array + buffer->index) = '_';
249
                                  j = 0;
                                  buffer \rightarrow lock = 0;
251
                             }
                        }
253
                   buffer ->index++;
255
              } else
                   {
257
                        *(buffer->array + buffer->index) = 'V';
                              //Signal overflow
 259
                        *(buffer \rightarrow array + buffer \rightarrow index) = '\0';
                             //Terminate string
 261
```

```
disable_ints();
263
                       *ptimer = 0;
265
                        buffer \rightarrow lock = 0;
                        buffer \rightarrow full = 1;
                        enable_ints();
267
                  }
        }
269
271 }
273 void terminate_wrtSerBuffer(typecBuffer * buffer,
        volatile unsigned long *ptimer, unsigned long trigger)
        //this guy closes up the buffer and sends it off to the interrupt
275
   ł
        //driven serial out routine
        if (buffer->empty && !buffer->lock && !buffer->full && \
277
              (*ptimer>trigger))
        {
279
              *(buffer -> array + buffer -> index) = '; ';
              buffer ->index++;
281
              *(buffer \rightarrow array + buffer \rightarrow index) = ' \setminus 0';
              disable_ints();
283
             *ptimer = 0;
             buffer \rightarrow full = 1;
285
              enable_ints();
        }
287
        if (buffer->full && !buffer->reading) SCITXBUF = '\0';
289
        //wakes up the interrupt
291 }
293 void sendBuffer(typecBuffer * buffer)
   {
        static int i = 0;
295
        if (buffer ->full)
297
        {
             if (i<buffer->index)
299
             {
                  SCITXBUF = *(buffer \rightarrow array + i);
301
                  buffer \rightarrow reading = 1;
                  i + +;
303
             }
                else
305
             ł
                  i = 0;
                  buffer \rightarrow index = 0;
307
                  buffer \rightarrow full = 0;
                  buffer \rightarrow empty = 1;
309
                  buffer \rightarrow reading = 0;
```

```
}
311
       }
313 }
  D.4.2
          serialcomm.h
 1 //Serial Communications Module
  \prod
 3 //SCI Peripheral TMS320LF2406A
  //Author: Al-Thaddeus Avestruz
 5 //Created: 2 November 2004
  //Copyright 2004 Al-Thaddeus Avestruz
 7 //
   //serialcomm.h
 9 //REV 1.0
11 #ifndef __SERIALCOMM_
  #define __SERIALCOMM_
13
  #define BAUD 38400
15 #define CLKOUT 4000000
17 //Setup Parameters
  #define DATA 8
 19 #define PARITY_EN 0
  #define PARITY ODD
21 #define STOP 1 //One or two stop bits
23 //SCICTL1
                       0 // 0: disable rx error interrupts
  #define RXERRINT
                        0 // 0: Reset
25 #define SWRESET
  #define TXWAKE
                        0 // 0: no wakefunc now
                        0 // 0: sleep disabled
 27 #define SLEEP
                       1 // 1: tx enable
  #define TXENA
                        0 // 1: rx_enable
 29 #define RXENA
   //SCICTL2
                       0 // 0: disable RX and break interr
 31 #define RXBKINT
  #define TXINT
                        1 // 0: disable TXRDY-interr
 33 //SCIPRI
   #define TXPRIORITY 0 // 0: TXD-int on high priority (INT1)
35 #define RXPRIORITY 0 // 0: RXD-int on high priority (INT1)
   #define SCISOFTFREE 2 // on emulator suspend complete SCI
 37
   //Function Prototypes
 39
   unsigned char SetupSerial();
 41
   unsigned char sendChar (unsigned char);
```

```
43 unsigned char recvChar();
  unsigned char sendc(unsigned char);
45
  unsigned char sendString(char *);
47
  inline unsigned char in_sendChar(unsigned char);
49 unsigned char sendStringTask(char *, char *);
51 inline void resetSCI(void);
  inline void setSCI(void);
53
  unsigned char sendStrLit(const char *);
55
  void print_reg(char, int);
57 //void printf(char *);
59 void iprintd (char * string, unsigned int number);
61 void createcBuffer(typecBuffer * buffer);
  void writeSerBuffer (typecBuffer * buffer, int invar,
      volatile unsigned long *ptimer, unsigned long trigger, \
63
           unsigned int myinstance);
65 void terminate_wrtSerBuffer(typecBuffer * buffer,
      volatile unsigned long * ptimer, unsigned long trigger);
67 void sendBuffer(typecBuffer * buffer);
```

```
69
```

#endif

D.5 Peripheral Driver Module

D.5.1 periphs.c

```
1 //TMS320LF2406A Peripheral Driver Module
//
3 //Peripheral TMS320LF2406A
//Author: Al-Thaddeus Avestruz
5 //Created: 11 November 2004
//Copyright 2004 Al-Thaddeus Avestruz
7 //
//periphs.c
9
#include "regs240x.h"
11 #include "umacros.h"
#include "periphs.h"
13 #include "serialcomm.h"
15 void setupEVB(void)
```

Appendix D : Motor Control Embedded Firmware

```
{
                             //Mask all EVB interrupts
      EVBIMRA = 0 \times 0000;
17
      BITSET_H(SCSR1, 3);
                             //EVB Clock enable
  //
      SCSR1 |= 0 \times 0008;
19
           //Register may be Read-Modify-Write;
                                                       BITSET may not work.
                             //Reset all EVB flags
      EVBIFRA = 0 \times ffff;
21
  ł
23
  void setupTimer3(void)
25 {
       BITSET_H(EVBIMRA, 7); //enable Tmr3 period interrupts
  //
      EVBIMRA = 0 \times 0040;
27
      T3CON = T3SETUP;
      GPTCONB = 0 \times 0000;
29
      T3PR = T3PERIOD; //Set period register
31
      T3CNT = 0; //Clear T3 Counter
  ||
                             //Reset Tmr3 interrupt flags
      EVBIFRA = 0 \times ffff;
33
  ł
35
  void setupADC(void)
37 {
       //Dedicated ADC Pins
       //Setup ADC Timer
39
       SCSR1 |= 0 \times 0080;
       //Setup ADC Control Register
41
       ADCTRL1 = RESET_ADC + ADC_SOFT + ACQ_PRESCALE_X2 + \
           CPS_CLK_2 + START_STOP;
43
       ADCTRL2 = INT_DIS_SEQ1 + INT_DIS_SEQ2;
45
       //Maximum Conversions per autoconvert
       MAXCONV = 0 \times 0000; //1 conversion
47
       //ADC input channel sequencing
49
       CHSELSEQ1 = 0 \times 0008; //ADC in from DC Reg Output
       CHSELSEQ1 += 0 \times 0003 >>4; //Inverter DC Bus Voltage
51
       //Reset ADC
53
       resetADC();
55
  }
57
  unsigned int readADC(unsigned int channel)
59 {
       MAXCONV = 0 \times 0000;
                              //Single conversion
       CHSELSEQ1 = channel;
61
       ADCTRL2 \mid = \text{RESET}_\text{SEQ1};
       ADCTRL2 \mid = SOC_SEQ1;
                                   //start conversion
63
```

Section D.5 : Peripheral Driver Module

```
\operatorname{asm}(".NOP");
       \operatorname{asm}(" NOP");
65
       \operatorname{asm}(" NOP");
       \operatorname{asm}("\_NOP");
67
       while (ADCTRL2 & SEQ1_BSY);
       return(RESULT0);
69
  }
71
  void printADC(unsigned int channel)
73 {
       unsigned int result = 0;
       char strtmp[10] = "";
75
       result = readADC(channel);
77
       iprintd (strtmp, result);
       sendString(strtmp);
79
       sendChar('_');
81
   ł
83
85 void resetADC(void)
   ł
       ADCTRL1 = 0 \times 4000; //Reset ADC
87
       \operatorname{asm}("\_NOP");
       ADCTRL1 &= ~0x4000; // Unreset ADC
89
  }
  D.5.2 periphs.h
```

```
1 //TMS320LF2406A Peripheral Driver Header Module
  3 // Peripheral TMS320LF2406A
  //Author: Al-Thaddeus Avestruz
5 //Created: 11 November 2004
  //Copyright 2004 Al-Thaddeus Avestruz
7 //
  //periphs.h
9 //REV 1.0
11 #include "./pwm/include/F2407BMSK.h"
 #include "umacros.h"
13
  //Timer Parameters
15 //#define T3PERIOD 500
 #define T3PERIOD 20000
17
  //T3CON
```

19 #define T3SETUP (SOFT_STOP_FLAG + TIMER_CONT_UP + \ TIMER_CLK_PRESCALE_X_1 + \setminus TIMER_ENABLE_BY_OWN + TIMER_DISABLE + \setminus 21 TIMER_CLOCK_SRC_INTERNAL) //Timer compare disabled; Own period register 23 For a 40 Mhz clock w/ prescale 1, \ 25 // tick = 500us for T3Period 20000 $\left| \right|$ 27 29 //GPTCONB 31 //ADC Bit Masks //ADCTRL1 33 #define RESET_ADC 0x4000#define ADC_SOFT 0x200035 #define ADC_NOSOFT 0×0000 #define ADC_FREE 0×1000 37 #define ADC_NOFREE 0 x 0 0 0 0#define ACQ_PRESCALE_X1 0×0000 39 #define ACQ_PRESCALE_X2 0×0100 #define ACQ_PRESCALE_X3 $0 \ge 0 \ge 0 \ge 0$ 41 #define ACQ_PRESCALE_X4 0x0300#define CPS_CLK_1 0×0000 43 #define CPS_CLK_2 $0 \ge 0 \ge 0$ #define CONT_RUN $0 \ge 0 \ge 0$ 45 #define START_STOP 0×0000 #define INT_H_PRIORITY 0 x 0 0 0 047 #define INT_L_PRIORITY 0×0020 #define DUAL_SEQUENCE 0 x 0 0 0 049 #define CASCADE $0 \ge 0 \ge 0$ #define CAL_ENABLE 0x000851 #define BRIDGE_EN $0 \ge 00004$ #define REFLO 0×0000 53 #define REFHI $0 \ge 00001$ //ADCTRL2 55 #define RESET_SEQ1 0×4000 #define START_CAL 0 x 400057 #define SOC_SEQ1 $0 \ge 2000$ #define SEQ1_BSY 0x100059 #define INT_DIS_SEQ1 0×0000 #define INT_ENA1_SEQ1 0x040061 #define INT_ENA2_SEQ1 0x0800#define INT_FLAG_SEQ1 $0 \ge 0 \ge 0$ 63 #define EVA_SOC_SEQ1 0×0100 #define RESET_SEQ2 0×0040 65 #define SOC_SEQ2 0×0020 #define SEQ2_BSY 0 x 0 0 1 0

```
67 #define INT_DIS_SEQ2
                            0 \times 0000
  #define INT_ENA1_SEQ2
                            0 \ge 00004
69 #define INT_ENA2_SEQ2
                            0 \ge 00008
 #define INT_FLAG_SEQ2
                            0 \ge 0 \ge 0
71 #define EVB_SOC_SEQ2
                            0 \ge 00001
73
75
  //Prototypes
void setupEVB(void);
  void setupTimer3(void);
79
  void setupADC(void);
s1 unsigned int readADC(unsigned int _channel);
  void resetADC(void);
83 void printADC(unsigned int _channel);
s5 void setupCapture(unsigned int _timer);
  void handleCapture(void);
87
89 //Macros
 #define ENABT3() (T3CON |= TIMER_ENABLE)
91 #define DISBT3() (T3CON &= ~TIMER_ENABLE)
```

Bibliography

- [1] T.M. Jahns and E.L. Owen. Ac adjustable-speed drives at the millennium: how did we get here? *Power Electronics, IEEE Transactions on*, 16(1):17–25, 2001. TY JOUR.
- [2] Jack Wade Holloway. Harmonic control of multiple-stator machines for voltage regulation. M.eng, Massachusetts Institute of Technology, 2004.
- [3] Steven B. Leeb. Notes on field oriented control of induction motors, 2001.
- [4] H. Wayne Beaty and Jr. James L. Kirtley. *Electric Motor Handbook*. McGraw-Hill, New York, 1998.
- [5] A.-T. Avestruz, J.W. Holloway, R. Cox, and S.B. Leeb. Voltage regulation in induction machines with multiple stator windings by zero sequence harmonic control. In *Applied Power Electronics Conference and Exposition, 2005. APEC 2005. Twentieth Annual IEEE*, volume 2, pages 746–752 Vol. 2, 2005. TY - CONF.
- [6] Philip Langdon Alger. Induction Machines, Their Behavior and Uses. Gordon and Breach, New York, 1970.
- [7] Colonel William T. McLyman. Transformer and inductor design handbook. Marcel Dekker, New York, 3rd edition, 2004. Colonel WM. T. McLyman. ill.; 29 cm. Electrical and computer engineering; 121.
- [8] Furukawa Electric. Triple insulated wire standard type tex-e, 2006.
- [9] A. Munoz-Garcia, T.A. Lipo, and D.W. Novotny. A new induction motor v/f control method capable of high-performance regulation at low speeds. *Industry Applications, IEEE Transactions on*, 34(4):813–821, 1998. TY - JOUR.
- [10] G.-W. Chang, G. Espinosa-Perez, E. Mendes, and R. Ortega. Tuning rules for the pi gains of field-oriented controllers of induction motors. *Industrial Electronics, IEEE Transactions* on, 47(3):592–602, 2000. TY - JOUR.
- [11] James K. Roberge. Operational amplifiers : theory and practice. Wiley, New York, 1975. James K. Roberge. ill.; 24 cm.

- [12] International Rectifier. Piipm15p12d007 programmable isolated integrated power module, September 2003 2003.
- [13] Ned Mohan, Tore M. Undeland, and William P. Robbins. *Power Electronics*. John Wiley and Sons, New York, 2nd edition, 1995.
- [14] T. Abeyasekera, C.M. Johnson, D.J. Atkinson, and M. Armstrong. Elimination of subharmonics in direct look-up table (dlt) sine wave reference generators for low-cost microprocessor-controlled inverters. *Power Electronics, IEEE Transactions on*, 18(6):1315– 1321, 2003. TY - JOUR.
- [15] A.M. Sodagar and G.R. Lahiji. A pipelined rom-less architecture for sine-output direct digital frequency synthesizers using the second-order parabolic approximation. Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circuits and Systems II: Express Briefs, IEEE Transactions on], 48(9):850-857, 2001. TY JOUR.
- [16] J. Vankka. Methods of mapping from phase to sine amplitude in direct digital synthesis. Ultrasonics, Ferroelectrics and Frequency Control, IEEE Transactions on, 44(2):526–534, 1997. TY - JOUR.
- [17] A.M. Sodagar and G.R. Lahiji. Second-order parabolic approximation: a new mathematical approximation dedicated to rom-less ddfss. In *Microelectronics, 2000. ICM 2000. Proceedings of the 12th International Conference on*, pages 47–50, 2000. TY - CONF.
- [18] A. Consoli, G. Oriti, A. Testa, and A.L. Julian. Induction motor modeling for common mode and differential mode emission evaluation. In *Industry Applications Conference*, 1996. Thirty-First IAS Annual Meeting, IAS '96., Conference Record of the 1996 IEEE, volume 1, pages 595–599 vol.1, 1996. TY - CONF.
- [19] M. Cacciato, A. Consoli, G. Scarcella, and A. Testa. Continuous pwm to square wave inverter control with low common mode emissions. In *Power Electronics Specialists Conference*, 1998. PESC 98 Record. 29th Annual IEEE, volume 1, pages 871–877 vol.1, 1998. TY - CONF.
- [20] T. Kawabata, T. Miyashita, and Y. Yamamoto. Digital control of three-phase pwm inverter with lc filter. *Power Electronics, IEEE Transactions on*, 6(1):62–72, 1991. TY - JOUR.
- [21] J.D. Park, C. Khalizadeh, and H. Hofmann. Design and control of high-speed solid-rotor synchronous reluctance drive with three-phase lc filter. In *Industry Applications Confer*ence, 2005. Fourtieth IAS Annual Meeting. Conference Record of the 2005, volume 1, pages 715–722 Vol. 1, 2005. TY - CONF.
- [22] P. Barbosa, F. Canales, and F. Lee. Passive input current ripple cancellation in three-phase discontinuous conduction mode rectifiers. In *Power Electronics Specialists Conference*, 2001. PESC. 2001 IEEE 32nd Annual, volume 2, pages 1019–1024 vol.2, 2001. TY -CONF.

- [23] R. Balog and P.T. Krein. Automatic tuning of coupled inductor filters. In *Power Electronics Specialists Conference*, 2002. pesc 02. 2002 IEEE 33rd Annual, volume 2, pages 591–596 vol.2, 2002. TY CONF.
- [24] S. Senini and P.J. Wolfs. The coupled inductor filter: analysis and design for ac systems. Industrial Electronics, IEEE Transactions on, 45(4):574–578, 1998. TY - JOUR.
- [25] B. Jeftenic, S. Milosavljevic, N. Mitrovic, and M. Rodic. Speed control in inverter induction motor drives based on only one current sensor. In *Power Electronics Specialists Conference*, 1996. PESC '96 Record., 27th Annual IEEE, volume 1, pages 364–369 vol.1, 1996. TY -CONF.
- [26] H. Kim and T.M. Jahns. Phase current reconstruction for ac motor drives using a dc-link single current sensor and measurement voltage vectors. In *Power Electronics Specialists*, 2005 IEEE 36th Conference on, pages 1346–1352, 2005. TY - CONF.