

MIT Open Access Articles

Gate-all-around n-MOSFETs with uniaxial tensile strain-induced performance enhancement scalable to sub-10-nm nanowire diameter

The MIT Faculty has made this article openly available. *Please share* how this access benefits you. Your story matters.

Citation: Hashemi, P., L. Gomez, and J.L. Hoyt. "Gate-All-Around n-MOSFETs With Uniaxial Tensile Strain-Induced Performance Enhancement Scalable to Sub-10-nm Nanowire Diameter." Electron Device Letters, IEEE 30.4 (2009): 401-403. © 2009 IEEE

As Published: http://dx.doi.org/10.1109/LED.2009.2013877

Publisher: Institute of Electrical and Electronics Engineers

Persistent URL: http://hdl.handle.net/1721.1/52603

Version: Final published version: final published article, as it appeared in a journal, conference proceedings, or other formally published context

Terms of Use: Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use.



Gate-All-Around n-MOSFETs With Uniaxial Tensile Strain-Induced Performance Enhancement Scalable to Sub-10-nm Nanowire Diameter

Pouya Hashemi, Student Member, IEEE, Leonardo Gomez, and Judy L. Hoyt, Fellow, IEEE

Abstract—The effects of high-level uniaxial tensile strain on the performance of gate-all-around (GAA) Si n-MOSFETs are investigated for nanowire (NW) diameters down to 8 nm. Suspended strained-Si NWs with \sim 2-GPa uniaxial tension were realized by nanopatterning-induced unilateral relaxation of ultrathin-body 30% strained-Si-directly-on-insulator substrates. Based on these NWs, GAA strained-Si n-MOSFETs were fabricated with a Si thickness of \sim 8 nm and NW widths in the range of 50 nm down to 8 nm. The GAA strained-Si MOSFETs show excellent subtreshold swing and cutoff behavior, and approximately two times current drive and intrinsic transconductance enhancement compared to similar unstrained Si devices.

Index Terms—Gate all around (GAA), nanowire (NW), n-MOSFET, strained Si, uniaxial tensile.

I. INTRODUCTION

ULTIGATE Si-based devices such as trigate or gate-allaround (GAA) nanowire (NW) MOSFETs are promising candidates for aggressively scaled CMOS due to their excellent electrostatics, low power consumption, and immunity to short channel effects [1], [2]. However, the carrier velocity of these devices is generally degraded due to quantum-mechanical confinement effects, as well as the nonideality of the NW sidewalls [3], [4]. The case is more severe for n-FETs, where the low-mobility (110) vertical sidewalls determine the overall performance of the device [4]. As a result, the strain engineering of the Si NW channel is critical to improve device performance. Patterning-induced lateral relaxation has been used to induce stress in FinFET [5] and trigate [6] n-FETs. However, there are very few reports on the performance enhancement of GAA NWs [7], [8]. In that work, nonuniform process-induced strain resulted in bending of the NWs, making them incompatible with ultralarge-scale CMOS integration. We have recently demonstrated the fabrication of suspended uniaxial strained-Si NWs with stress levels as high as ~ 2 GPa [9], with promising extrinsic performance [10]. In this letter, the intrinsic performance of GAA strained-Si n-MOSFETs, based on these NWs,

Manuscript received December 29, 2008. First published February 13, 2009; current version published March 25, 2009. This work was supported by the FCRP Center on Materials, Structures, and Devices. The review of this letter was arranged by Editor A. Chatterjee.

The authors are with the Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA 02139 USA (e-mail: pouya@mit.edu; leog@mit.edu; jlhoyt@mtl.mit.edu).

Color versions of one or more of the figures in this letter are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/LED.2009.2013877

Poly-Si Lateral Relaxation To nm 100 nm

Fig. 1. Cross-sectional TEM image of GAA strained-Si n-MOSFET, looking down the axis of the NWs, showing parallel circular NWs with width $W_{\rm NW} \sim 8$ nm, thickness $t_{\rm NW} \sim 8$ nm, and LTO gate dielectric. Inset at left shows the tilted-view SEM image of the Si structure with ten parallel suspended strained-Si NWs (strained in longitudinal uniaxial tension) fabricated by lateral relaxation and undercutting the NWs.

is investigated for various NW dimensions. In addition, the scalability of the GAA strained-Si channel to 8-nm NW diameters is demonstrated, for the first time.

II. DEVICE DESIGN AND FABRICATION

Starting substrates were 6-in 30% strained-Si-directly-oninsulator wafers (strained to Si_{0.7}Ge_{0.3} virtual substrates), fabricated utilizing a bond-and-etch-back technique [11]. These substrates were biaxially strained to 2.16-GPa tension, as confirmed by UV micro-Raman spectroscopy [10]. The Si layers were thinned to 21 nm by wet chemical oxidation and oxide removal. For comparison, unstrained SOI wafers (thinned down to similar thickness by multiple steps of dry oxidation and oxide removal) were used as control devices. Active layers were patterned by hybrid lithography, where $\langle 110 \rangle$ -oriented multiple NWs (with widths of 20-60 nm) were defined by e-beam lithography, and the source/drain (S/D) pads were defined by photolithography. The $\langle 110 \rangle$ NW orientation was chosen to gain the maximum uniaxial strain-induced performance [6], [12]. The active layers were mesa etched by reactive ion etching, and NWs were then suspended by time-controlled wet etching of the buried oxide. The inset in Fig. 1 shows a SEM micrograph of 20-nm-wide suspended strained-Si NWs. The NWs were previously shown to be uniaxially strained to a high stress level of ~ 2 GPa, with little dependence on NW width [9]. This magnitude of stress is higher than the previously reported for strained-Si FinFET or trigate n-FETs [5], [6]. After



Fig. 2. Typical (a) transfer $(I_D - V_{GS})$ and (b) output characteristics $(I_D - V_{DS})$ for a circular cross-sectional GAA strained-Si NW MOSFET with N = 10 NWs, average NW diameter $d_{avg} \sim 8$ nm, and $L_{NW} \sim 0.65 \ \mu$ m.

RCA cleaning, the NWs were wrapped with low temperature oxide (LTO) and *in situ* n⁺-doped poly-Si. Devices with gate lengths in the range of 0.5 to 4 μ m were fabricated. S/D regions were then implanted with phosphorus at an energy of 19 keV to a dose of 3×10^{15} cm⁻². After poly-Si stringer etch and interlayer-dielectric deposition, S/D regions were activated by rapid thermal annealing at 625 °C for 2 min followed by 800 °C for 10 s. Ti/Al metallization and N_2/H_2 annealing finalize device fabrication. The fabrication yield was improved for the strained devices relative to the unstrained ones, as the uniform tensile strain prevents bending during processing. The device dimensions were calibrated by SEM and cross-sectional TEM. Based on these calibrations, NWs were laterally thinned to various widths in the range of 50 to 8 nm and vertically thinned to thicknesses of ~ 8 nm, and the corners were rounded during processing. Fig. 1 shows a cross-sectional TEM image of a strained-Si NW device with an average radius of \sim 4 nm. The lattice image in the inset indicates perfect crystalline structure in the NW channel. It should be noted that stress measurement after device fabrication is very challenging, as the NWs are surrounded by the gate stack.

III. RESULTS AND DISCUSSION

Fig. 2 shows the typical (a) transfer $(I_D-V_{\rm GS})$ and (b) output characteristics $(I_D-V_{\rm DS})$ for a circular crosssectional GAA strained-Si NW n-MOSFET with N = 10 parallel NWs, an average NW diameter of ~8 nm, and $L_{\rm NW} \sim$ 0.65 μ m, corresponding to the TEM image in Fig. 1. The device shows excellent long channel subthreshold behavior, with a subthreshold swing of SS = 67 mV/dec and high $I_{\rm on}/I_{\rm off}$. Devices with wider NWs show an SS as steep as 64 mV/dec, indicating high quality interface between LTO gate dielectric and NW channel.

In order to evaluate the effects of uniaxial strain on the performance of GAA n-MOSFETs, the transfer characteristics of 1- μ m-long GAA strained-Si NW (SOI NW) and unstrained Si NW (SOI NW) n-MOSFETs are shown in Fig. 3(a). For fair comparison, both strained and unstrained NWs have similar dimensions with a thickness of ~8 nm and a width of ~20 nm. Devices exhibit an excellent SS of 65 mV/dec. In addition, the GAA strained-Si device shows 1.95X current drive enhancement compared to unstrained-Si device at a fairly



Fig. 3. (a) Transfer characteristics of GAA Si and strained-Si NW n-MOSFETs (with LTO gate dielectric) showing near ideal SS = 65 mV/dec, approximately two-times current enhancement, and 100-mV strain-induced $V_{\rm th}$ shift. (b) Intrinsic g_m of SOI and SSOI NWs versus $V_{\rm GS} - V_{\rm th}$ ($W_{\rm NW} \cong 20 \text{ nm}$; $t_{\rm NW} = 8 \text{ nm}$) after correction for $R_{\rm ext}$. Inset shows the $R_{\rm ext}$ extraction method for these devices. Enhancement factors of 2.1X at maximum g_m and 1.86X at $V_{\rm GS} - V_{\rm th} = 0.7$ V are due to the uniaxial strain.

low overdrive voltage ($V_{\rm GS} - V_{\rm th}$) range. At higher overdrive voltages, the enhancement is slightly degraded due to increased contribution of series resistance, due to the high resistivity of the ultrathin-body S/D regions. The strained-Si GAA device shows a negative threshold voltage shift of ~0.1 V compared to the unstrained-Si device. This shift is attributed to strain-induced conduction band edge lowering [6], confirming the presence of uniaxial tension in the NWs after processing.

To determine the intrinsic transconductance $(g_{m,int})$ of these devices, the series resistance (R_{ext}) was extracted by plotting

403



Fig. 4. Intrinsic $g_{m,\max}(V_{\rm DS} = 50 \text{ mV})$ versus $W_{\rm NW}$ for SOI and SSOI GAA devices with $L_{\rm NW} = 0.8 \ \mu\text{m}, t_{\rm NW} \sim 8 \pm 1 \text{ nm}$, and N = 10, displaying an average enhancement in $g_{m,\max}$ of approximately two times down to sub-10-nm NW dimensions.

the linear total resistance $(R_{tot} = V_{DS}/I_D)$ versus $1/(V_{GS} - V_{DS})$ $V_{\rm th} - V_{\rm DS}/2$), as shown in the inset of Fig. 3(b). The extracted total ${\it R}_{\rm ext}$ was ~7.3 k Ω for SSOI NW and ~9.5 k Ω for SOI NW devices. These values are in reasonable agreement with the results obtained by the L array method [13]. Fig. 3(b) shows the $g_{m,int}$ of GAA strained and unstrained Si devices versus overdrive voltage, at $V_{\rm DS} = 50 \text{ mV}$ after correction for series resistance using the given values. The strained-Si NW device shows an enhancement in peak intrinsic g_m of approximately 2.1X compared to the unstrained Si NW device. Fig. 4 shows the maximum intrinsic transconductance $g_{m,\max}$ (measured at $V_{\rm DS} = 50 \text{ mV}$ and after correction for $R_{\rm ext}$) versus $W_{\rm NW}$ for unstrained and strained GAA devices, illustrating enhancement in $g_{m,\max}$ over the entire range of NW widths investigated. It should be noted that even a 2-k Ω (~25%) change in $R_{\rm ext}$ impacts $g_{m,\max}$ by less than 5% in these devices. An average enhancement of approximately two times extends to lateral dimensions in the sub-10-nm regime, indicating the significant effect of uniaxial strain in deeply scaled Si NWs. Similar enhancement was noted over the range of $L_{\rm NW}$ studied $(0.4-1 \ \mu m).$

IV. CONCLUSION

The performance of GAA n-MOSFETs with NW diameters down to ~ 8 nm has been explored. Based on suspended strained-Si NWs with initial uniaxial stress levels as high as 2 GPa, GAA strained-Si NW n-MOSFETs with excellent subthreshold characteristics were fabricated and characterized. The presence of strain in the suspended NWs was confirmed after device fabrication by the negative shift in the threshold voltage, due to uniaxial strain-induced conduction band lowering. An average of two-times enhancement in current drive and intrinsic transconductance has been demonstrated for NW widths from 50 nm down to 8 nm, indicating the promise of this approach for deeply scaled Si n-MOSFETs.

ACKNOWLEDGMENT

Devices were fabricated at MIT Microsystems Technology Laboratories (MTL). TEM was performed by Evans Analytical Group, Sunnyvale, CA. The authors would like to thank M. Canonico (Freescale), A. Khakifirooz, D. A. Antoniadis, M. Kim, and the staff of the MTL and SEBL at MIT. P. Hashemi and L. Gomez would like to thank IBM and NSF Fellowships, respectively.

REFERENCES

- [1] B. Doyle, B. Boyanov, S. Datta, M. Doczy, S. Hareland, B. Jin, J. Kavalieros, T. Linton, R. Rios, and R. Chau, "Tri-gate fully-depleted CMOS transistors: Fabrication, design and layout," in VLSI Symp. Tech. Dig., 2003, pp. 133–134.
- [2] S.-D. Suk, S.-Y. Lee, S.-M. Kim, E.-J. Yoon, M.-S. Kim, M. Li, C. W. Oh, K. H. Yeo, S. H. Kim, D.-S. Shin, K.-H. Lee, H. S. Park, J. N. Han, C. J. Park, J.-B. Park, D.-W. Kim, D. Park, and B.-I. Ryu, "High performance 5 nm radius Twin Silicon Nanowire MOSFET (TSNWFET): Fabrication on bulk Si wafer, characteristics, and reliability," in *IEDM Tech. Dig.*, 2005, pp. 735–738.
- [3] K. Uchida, J. Koga, R. Ohba, T. Numata, and S.-I. Takagi, "Experimental evidences of quantum-mechanical effects on low-field mobility, gate-channel capacitance and threshold voltage of ultrathin body SOI MOSFETs," in *IEDM Tech. Dig.*, 2001, pp. 633–636.
- [4] O. Gunawan, L. Sekaric, A. Majumdar, M. Rooks, J. Appenzeller, J. W. Sleight, S. Guha, and W. Haensch, "Measurement of carrier mobility in silicon nanowires," *Nano Lett.*, vol. 8, no. 6, pp. 1566–1571, 2008.
- [5] W. Xiong, K. Shin, C. R. Cleavelin, T. Schulz, K. Schruefer, I. Cayrefourcq, M. Kennard, C. Mazure, P. Patruno, and T.-J. King-Liu, "FinFET performance enhancement with tensile metal gates and strained silicon on insulator (sSOI) substrate," in *Proc. Device Res. Conf. Tech. Dig.*, 2006, pp. 39–40.
- [6] T. Irisawa, T. Numata, T. Tezuka, N. Sugiyama, and S. Takagi, "Device design and electron transport properties of uniaxially strained-SOI tri-gate nMOSFETs," *IEEE Trans. Electron Devices*, vol. 55, no. 2, pp. 649–654, Feb. 2008.
- [7] K. E. Moselund, P. Dobrosz, S. Olsen, V. Pott, L. De Michielis, D. Tsamados, D. Bouvet, A. O'Neill, and A. M. Ionescu, "Bended gateall-around nanowire MOSFET: A device with enhanced carrier mobility due to oxidation-induced tensile stress," in *IEDM Tech. Dig.*, 2007, pp. 191–194.
- [8] N. Singh, W. W. Fang, S. C. Rustagi, K. D. Budharaju, S. H. G. Teo, S. Mohanraj, G. Q. Lo, N. Balasubramanian, and D.-L. Kwong, "Observation of metal-layer stress on Si nanowires in gate-all-around high-κ/ metal-gate device structures," *IEEE Electron Device Lett.*, vol. 28, no. 7, pp. 558–561, Jul. 2007.
- [9] P. Hashemi, M. Canonico, J. K. W. Yang, L. Gomez, K. K. Berggren, and J. L. Hoyt, "Fabrication and characterization of suspended uniaxial tensile strained-Si nanowires for gate-all-around n-MOSFETs," *ECS Trans.*, vol. 16, no. 10, pp. 57–68, Oct. 2008.
- [10] P. Hashemi, L. Gomez, M. Canonico, and J. L. Hoyt, "Performance enhancement in uniaxially tensile strained-Si gate-all-around nanowire n-MOSFETs," in *Proc. Device Res. Conf. Tech. Dig.*, 2008, pp. 185–186.
- [11] I. Aberg, O. O. Olubuyide, C. N. Chleirigh, I. Lauer, D. A. Antoniadis, J. Li, R. Hull, and J. L. Hoyt, "Electron and hole mobility enhancements in sub-10 nm-thick strained silicon directly on insulator fabricated by a bond and etch-back technique," in *VLSI Symp. Tech. Dig.*, 2004, pp. 52–53.
- [12] A. Khakifirooz and D. A. Antoniadis, "Transistor performance scaling: The role of virtual source velocity and its mobility dependence," in *IEDM Tech. Dig.*, 2006, pp. 667–670.
- [13] G. Hu, C. Chang, and Y.-T. Chia, "Gate-voltage-dependent effective channel length and series resistance of LDD MOSFETs," *IEEE Trans. Electron Devices*, vol. ED-34, no. 12, pp. 2469–2475, Dec. 1987.