A. MACHINE-AIDED DIGITAL SYSTEM DESIGN LANGUAGE (DSL/1)

In the development of a computer-oriented language, it is often helpful to describe the language in some standard form. We present the syntax of the Digital Specification Language (DSL/1) in Backus-Naur form. See Table XVII-1.

A brief description of each of the items will help to clarify some requirements of the language that are not easily specified in the syntax. The basic entities of the language will be described.

1. Registers: A register corresponds to a physical storage unit within the subsystem, or machine. In the declaration, the size (number of bits) is specified.

2. Subregisters: A subsection of a register may be used often enough to warrant the use of another name to refer to the subsection. In the subregister declaration, the parent register name is given, together with the start and end bits, which automatically defines the subregister size.

3. Concatenated registers: When the designer wishes to refer to several register sections or registers as one unit he may declare a name for the entire unit. The sub-sections are concatenated left to right, with the least significant bit of the left-hand register just to the left of the most significant bit of the right-hand register.

4. Booleans: This is a special case of a register, namely a one-bit value that may be viewed as a logical quantity (TRUE or FALSE), or as a one-bit storage value (1 or 0).

5. Instants: The instant is the basic timing element. It has zero duration, and divides the time region into two parts, the "before" region, and the "after" region. Instants are separated from other instants by an interval of time.

6. Transitions: A method of detecting changes of state within a machine and then actuating another action is based on a transition. The detection of the change is the transition and, like an instant, it divides the time region into "before" and "after" regions.

*This work was supported by the Joint Services Electronics Programs (U.S. Army, U.S. Navy, and U.S. Air Force) under Contract DA-28-043-AMC-02536(E).
Table XVII-1. DSL SYNTAX

\[ \textsc{description} ::= \langle \textsc{subsystem} \rangle | \langle \textsc{description} \rangle \langle \textsc{subsystem} \rangle \]

\[ \langle \textsc{subsystem} \rangle ::= \textsc{subsystem} \langle \textsc{subsystem identifier} \rangle \langle \textsc{subsystem body} \rangle \textsc{sysend} \]

\[ \langle \textsc{subsystem identifier} \rangle ::= \langle \textsc{name} \rangle \]

\[ \langle \textsc{subsystem body} \rangle ::= \langle \textsc{declaration} \rangle | \langle \textsc{subsystem body} \rangle \langle \textsc{subsystem body} \rangle | \langle \textsc{subsystem body} \rangle \langle \textsc{specification block} \rangle \]

\[ \langle \textsc{declaration} \rangle ::= \langle \textsc{global register declaration} \rangle | \langle \textsc{register declaration} \rangle | \langle \textsc{subregister declaration} \rangle | \langle \textsc{concatenated register declaration} \rangle | \langle \textsc{global instant declaration} \rangle | \langle \textsc{instant declaration} \rangle | \langle \textsc{transition declaration} \rangle | \langle \textsc{memory declaration} \rangle | \langle \textsc{global ecleam declaration} \rangle | \langle \textsc{eclean declaration} \rangle | \langle \textsc{global define} \rangle | \langle \textsc{define} \rangle | \langle \textsc{comment} \rangle \]

\[ \langle \textsc{memory declaration} \rangle ::= \textsc{memory} \langle \textsc{memory string} \rangle | \langle \textsc{memory declaration} \rangle , \langle \textsc{memory string} \rangle \]

\[ \langle \textsc{memory string} \rangle ::= \langle \textsc{memory identifier} \rangle \langle \textsc{integer} \rangle , \langle \textsc{integer} \rangle | \langle \textsc{memory address register identifier} \rangle \]
<MEMORY IDENTIFIER> ::= <NAME>

<MEMORY ADDRESS REGISTER IDENTIFIER> ::= <REGISTER IDENTIFIER>

<REGISTER IDENTIFIER> ::= <NAME>

<GLOBAL REGISTER DECLARATION> ::= GICAL <REGISTER DECLARATION>

<REGISTER DECLARATION> ::= REGISTER <REGISTER IDENTIFIER> (<INTEGER>)

<REGISTER IDENTIFIER> ::= <NAME>

<NAME> ::= <ALPHABET>|<NAME>|<ALPHABET>|<NAME>|<DIGIT>

<ALPHABET> ::= A|B|C|D|E|F|G|H|I|J|K|L|M|N|O|P|Q|R|S|T|U|V|W|X|Y|Z

<DIGIT> ::= <OCTAL DIGIT>\{8|9

<OCTAL DIGIT> ::= 1|2|3|4|5|6|7|8

<Integer> ::= <DECIMAL CONSTANT>|<OCTAL CONSTANT>

<DECIMAL CONSTANT> ::= <DECIMAL STRING>

<DECIMAL STRING> ::= <DIGIT>|<DIGIT>\<DIGIT>

<OCTAL CONSTANT> ::= <OCTAL STRING>

<OCTAL STRING> ::= <OCTAL DIGIT>|<OCTAL DIGIT><OCTAL DIGIT>
<subregister declaration> ::= subregister <register identifier> =
<register item>
<subregister declaration>, <register identifier> = <register item>

<register item> ::= <register identifier> | <register identifier> (<integer>)
<register identifier> (<integer>, <integer>) | <eclean identifier>

<concatenated register declaration> ::=
conc mechanic <register identifier> = <register string>
<concatenated register declaration>, <register identifier> =
<register string>

<register string> ::= <register item> | <register string> " <register string>

<global instant declaration> ::= global <instant declaration>

<instant declaration> ::= instant <instant identifier> | <instant declaration>,
<instant identifier>

<global boolean declaration> ::= global <boolean declaration>

<boolean declaration> ::= boolean <boolean identifier> |
<boolean declaration>, <boolean identifier>

<boolean identifier> ::= <name>

<boolean item> ::= <boolean identifier> | <register identifier> (<integer>)

<global define> ::= global <define>
\texttt{<\texttt{DEFINITY}} \texttt{::=} \texttt{DEFINE <ETYPE> <DBLOCK>}

\texttt{<ETYPE> ::= REGISTER | LOCIFAN | INSTANT}

\texttt{<DBLOCK> ::= <REGISTER IDENTIFIER> = <REGISTER EXPRESSION> |}
\texttt{<ECOFIAN IDENTIFIER> = <ECOFIAN EXPRESSION> |}
\texttt{<INSTANT IDENTIFIER> = <INSTANT EXPRESSION> |}
\texttt{<IBLOCK>}, <DBLOCK>

\texttt{<INSTANT IDENTIFIER> ::= <NAME>}

\texttt{<SPECIFICATION BLOCK> ::= <SPECIFICATION BLOCK BODY> $}

\texttt{<SPECIFICATION BLOCK BODY> ::= AT <INSTANT EXPRESSION> EC <ASSIGNMENT BODY> |}
\texttt{IF <ECOFIAN EXPRESSION> THEN <SPECIFICATION BLOCK BODY> IFEND |}
\texttt{IF <ECOFIAN EXPRESSION> THEN <SPECIFICATION BLOCK BODY> ELSE}
\texttt{<SPECIFICATION BLOCK BODY> IFEND}

\texttt{<INSTANT EXPRESSION> ::= <INSTANT IDENTIFIER> | <TRANSITION IDENTIFIER> |}
\texttt{<TRANSITION> | <INSTANT EXPRESSION> AND <ECOFIAN EXPRESSION> |}
\texttt{<ECOFIAN EXPRESSION> AND <INSTANT EXPRESSION> |}
\texttt{<INSTANT EXPRESSION> OR <INSTANT EXPRESSION> |}
\texttt{( <INSTANT EXPRESSION> ) | <INSTANT EXPRESSION> + <INTERVAL>}

\texttt{<TRANSITION> ::= <ECOFIAN EXPRESSION> ? <BOOLEAN CONSTANT> |}
\texttt{<ECOFIAN EXPRESSION> => <ECOFIAN CONSTANT>}

\texttt{<TRANSITION DECLARATION> ::= TRANSITION <TRANSITION IDENTIFIER> =}
\texttt{( <TRANSITION> ) |}
\texttt{<TRANSITION DECLARATION>, <TRANSITION IDENTIFIER> =}
\texttt{( <TRANSITION> )}
<TRANSITION IDENTIFIER> ::= <NAME>

<ECLEAN EXPRESSION> ::= <ECLEAN CONSTANT>|<ECLEAN ITEM>|<ECLEAN EXPRESSION>|<RELATIONAL OPERATOR><REGISTER EXPRESSION><REGISTER EXPRESSION>|<ECLEAN EXPRESSION><ECLEAN OPERATOR><ECLEAN EXPRESSION>|NOT <ECLEAN EXPRESSION> |-<ECLEAN EXPRESSION>|<ECLEAN EXPRESSION>

<ECLEAN CONSTANT> ::= TRUE|FALSE|1|0

<RELATIONAL OPERATOR> ::= =|INF|GT|LT|GE|LE|=|<>|<|<=|>

<ECLEAN OPERATOR> ::= AND|OR|XOR.

<ASSIGNMENT BODY> ::= <TRANSFER><INSTANT ACTIVATION>|IF <ECLEAN EXPRESSION> THEN <ASSIGNMENT BODY> IF ELSE IF <ECLEAN EXPRESSION> THEN <ASSIGNMENT BODY> ELSE <ASSIGNMENT BODY> IF ELSE <ASSIGNMENT BODY>,<ASSIGNMENT BODY>

<TRANSFER> ::= <REGISTER STRING>=<REGISTER EXPRESSION>|<ECLEAN ITEM>=<ECLEAN EXPRESSION>

<INSTANT ACTIVATION> ::= <INSTANT IDENTIFIER>=*+<INTERVAL>

<INTERVAL> ::= <REAL CONSTANT>

<REAL CONSTANT> ::= <DECIMAL CONSTANT>,|<DECIMAL CONSTANT>.<DECIMAL CONSTANT>|<DECIMAL CONSTANT>
7. Memory: A memory system is a collection of equal-size registers grouped together under a single name, and for which only one element may be referenced at any one time. The addressing scheme is accomplished through a memory address register, whose declaration appears in a register declaration statement.

8. Specification block: This group of statements specifies the actual operation of the machine. Its component parts are the following.

(a) The instant activation phrase that determines at what time this block is to be executed.

(b) The Boolean condition that specifies what state the system must be in to enable execution.

(c) Assignment body containing the transfer-path specifications and generation of new instants.
9. Globals: To allow the communication of data and machine states to the external observer, the designer specifies what registers, booleans and instants are to appear at the interface. If a register is contained within subsystem A and is used in subsystem B, it is declared internal global to A, and external global to B.

10. Subsystem: The set of declarations and specification blocks defining the operation of a machine is termed a subsystem, and is given a name by the designer.

11. Description: A description is a collection of subsystems that, when taken as an entire group, performs a macrofunction. An example would be a computer description, as opposed to an arithmetic subsystem.

Further information about the implementation of a modified subset of DSL/1 may be obtained from a thesis by John B. Kasarda. This thesis describes a subset of the DSL/1 presented here, the compiler and simulation system, and gives an example of output produced by the system.

F. F. Lee

References