# A 19-bit Monolithic Charge-Balancing A/D <br> Converter 

by
Tung Shen Chew
S.M., Massachusetts Institute of Technology, 2011

Submitted to the Department of Electrical Engineering and Computer Science
in partial fulfillment of the requirements for the degree of
Master of Engineering in Electrical Engineering at the
MASSACHUSETTS INSTITUTE OF TECHNOLOGY
February 2013

(c) Massachusetts Institute of Technology 2013. All rights reserved.

Author $\qquad$
Department of Electrical Engineథring and Computer Science ^. , e ... February 1, 2013
Certified by
Charles G. Sodini LeBel Professor of Electrical Engineering ๑ // / , Thesis, Supervisor


Barry Harvey Analog Fellow at Intersil Corporation $\curvearrowright$ Thesis Supervisor

Accepted by
Dennis M. Freeman
Chairman, Masters of Engineering Thesis Committee

# A 19-bit Monolithic Charge-Balancing A/D Converter 

by

Tung Shen Chew

Submitted to the Department of Electrical Engineering and Computer Science on February 1, 2013, in partial fulfillment of the requirements for the degree of Master of Engineering in Electrical Engineering


#### Abstract

Existing high-resolution ADC topologies are expensive, complicated and vulnerable to switch leakage at high temperature. This thesis introduces the Modified Landsburg ADC, a high-resolution converter optimized for minimum cost and die area. Switch resistance cancellation, charge-injection compensation and auto-zero methods are used to build a simple and robust ADC which will operate reliably across the military temperature range. Implemented on a $0.25 \mu \mathrm{~m}$ CMOS process, with a die area of under $300 \mathrm{mil}^{2}$, the Modified Landsburg ADC achieves an ENOB of 15.6 bits and an SNR of 95.8 dB at 5 Samples $/ \mathrm{s}$ while consuming $<2 \mathrm{~mW}$. It enables the integration of a high-resolution converter in smaller, cheaper systems.

Thesis Supervisor: Charles G. Sodini Title: LeBel Professor of Electrical Engineering

Thesis Supervisor: Barry Harvey Title: Analog Fellow at Intersil Corporation


## Acknowledgments

This project is both an industry design and an academic thesis, and what follows is a frail attempt to thank everyone at Intersil Corporation and MIT who were involved in its existence. There are of course some whose names I have missed, whose support and encouragement were both welcome and needed. You know who you are!

Thank you, George Landsburg, for coming up with the Landsburg topology in the late 70 's. I realize that you didn't call it that - I've taken the liberty of naming it after you. Few ideas develop in a vacuum, and I imagine you had some people to thank for it too.

Thank you, Barry Harvey, for unearthing the Landsburg and letting me play with it. I've learned much from you about the philosophy and engineering of circuits. You are a teacher, colleague and inspiration.

Thank you, Josh Baylor \& Steven Herbst, for mentoring me through my time at Intersil and helping me grapple with the oddities of Cadence. You are smart fellows, good thinkers and great friends. I expect big things from you in the future!

Thank you, Professor Charles Sodini, for agreeing to be my thesis supervisor and putting up with my erratic writing schedule. What I lack in timeliness, I hope I make up for with a job well done.

Thank you, Anne Hunter, for helping me navigate the tangled web of the thesiswriting process. You are a kind, empathetic lady, and I hope your influence is felt in Course VI from now until eternity.

And finally: Thanks, Mum \& Dad, for giving me life and daring me to dream. As time passes I become more and more like you. That's great, because you're both awesome people.

## Contents

1 Introduction ..... 15
1.1 Project Motivation ..... 15
1.2 Organization of Thesis ..... 17
2 The Landsburg ADC ..... 19
2.1 Limitations of the Dual-Slope and CT $\Sigma \Delta \mathrm{ADC}$ ..... 19
2.1.1 The Dual-Slope ADC ..... 19
2.1.2 The Continuous Time $\Sigma \Delta$ ADC ..... 22
2.2 Introducing the Landsburg ADC ..... 25
2.2.1 Locking the Number of Switch Transitions ..... 25
2.2.2 Discerning One-Clock Charge Differences ..... 26
2.2.3 The Autozero Mechanism ..... 28
2.2.4 Putting It All Together ..... 33
3 System Design of the Modified Landsburg ADC ..... 35
3.1 Smaller Capacitors, Higher Resolution ..... 36
3.1.1 Upper Limits on Resolution \& Clock Frequency ..... 36
3.1.2 A Discussion of $m$ and $n$ ..... 38
3.1.3 Choosing $C_{\text {int }}$, Resolution \& Clock Frequency ..... 40
3.2 Single-Supply Operation \& Eliminating the Reference Buffer ..... 41
3.2.1 Switch Resistance Compensation ..... 43
3.3 Pseudo-Differential Inputs \& Auto-Zero ..... 44
3.3.1 Issues With Switch Leakage Current ..... 48
3.3.2 Mixed-Signal Feedback Loop ..... 49
3.3.3 Two Measure States ..... 58
3.4 Regenerative, Latched Comparator ..... 61
3.5 Digital Logic Tweaks ..... 62
3.5.1 Residue-State Truncation ..... 62
3.5.2 Overrange \& Underrange Detection ..... 64
4 Circuit Design of the Modified Landsburg ADC ..... 65
4.1 Input Switch Network ..... 66
4.1.1 Transmission Gate Design ..... 67
4.1.2 3-Way Break-Before-Make Logic ..... 68
4.2 Input Buffer ..... 69
4.2.1 Input Properties ..... 70
4.2.2 Gain \& Nonlinearity ..... 71
4.2.3 Bandwidth \& Slew Rate ..... 71
4.3 Up/Down Current Source ..... 73
4.4 Integrating Amplifier ..... 75
4.5 Latching Comparator ..... 78
5 Noise Analysis ..... 83
5.1 Integrated Noise Sources ..... 85
5.2 Non-integrated Noise Sources ..... 87
5.3 Normalized Total Noise ..... 88
6 Conclusion \& Future Work ..... 91
6.1 Conclusion ..... 91
6.2 Future Work ..... 91

## List of Figures

2-1 The Dual-Slope ADC ..... 20
2-2 Charge on dual-slope integration capacitor ..... 21
2-3 The CT $\Sigma \Delta \mathrm{ADC}$ ..... 22
2-4 Charge on CT $\Sigma \Delta$ ADC integration capacitor ..... 23
2-5 Landsburg ADC 16 -clock switching sequences: low (upper) \& high (lower) ..... 25
2-6 Landsburg ADC residual charge measurement ..... 27
2-7 Landsburg ADC block diagram ..... 28
2-8 Landsburg ADC when performing AZ1 ..... 30
2-9 Block diagram of AZ1 feedback loop, complete (upper) and simplified (lower) ..... 31
2-10 Ripple-rejection sampling of $v_{a z}$ ..... 32
2-11 Landsburg ADC when performing AZ2 ..... 33
3-1 Landsburg ADC 16-clock switching sequences: original (upper) \& mod- ified (lower) ..... 37
3-2 Landsburg ADC single supply modifications, with reference buffer (a), without reference buffer (b), with constant summing-node impedance (c) ..... 41
3-3 Simplified diagram of switch resistance compensation ..... 43
3-4 Implementation of switch resistance compensation ..... 44
3-5 100 Monte Carlo simulations of reference current drift over tempera- ture, with $v_{r e f}=1.25 \mathrm{~V}$ ..... 45
3-6 Landsburg ADC with pseudo-differential inputs \& modified up/down current source ..... 46
3-7 Landsburg ADC with gm-cell replacing $R_{a z f}$, in AZ1 configuration ..... 47
3-8 Block diagram of AZ1 feedback loop with gm-cell replacing $R_{a z f}$, com- plete (upper) \& simplified (lower) ..... 47
3-9 Landsburg ADC with current-splitting auto-zero resistors ..... 50
3-10 Landsburg ADC with 8-bit auto-zero current DAC ..... 51
3-11 Transient simulation of mixed-signal AZ1 for various values of $v_{\text {in- }}$ : $v_{a z}$ (upper) \& DAC input code (lower) ..... 52
3-12 Change in DAC current, $\Delta i_{\text {dac }}$, due to a sine-wave at comparator input ..... 53
3-13 Block diagram of mixed-signal feedback loop, complete (upper) \& sim- plified (lower) ..... 55
3-14 Logarithmic plot of analog auto-zero loop gain (dashed line), DAC loop gain (dash-dotted line) \& combined loop gain (solid line) ..... 56
3-15 Transient simulation of mixed-signal AZ1 for various values of $v_{\text {in- }}$, showing DAC input code, with 20 mV offset mismatch between com- parator \& gm-cell ..... 57
3-16 Landsburg ADC with latching comparator and without auto-zero loop ..... 59
3-17 $v_{\text {in- }}$ and $v_{\text {in+ }}$ input ranges, with (a) \& without (b) auto-zero feedback loop ..... 60
3-18 Comparator latch timing, with decision being made on the 4th clock1 rising edge ..... 61
3-19 Lansdburg ADC residual charge measurement, original (dotted line) \& truncated (solid line) ..... 63
4-1 Final version of Modified Landsburg ADC with labelled blocks ..... 65
4-2 Transmission Gate design: transistor-level (a) \& symbol (b) ..... 67
4-3 Transmission gate resistance over -1.25 V to 1.75 V range ..... 68
4-4 Arrangement of transmission gates in input switch network ..... 68
4-5 3-Way Break-Before-Make logic: gate control (a) \& break-detection (b) 69
4-6 Break-before-make input transition from $v_{\text {in+ }}$ to $v_{\text {in- }}$ ..... 70
4-7 Input buffer slewing behavior during one instance of Measure State \& Residue State ..... 72
4-8 Block-level diagram of up/down current source ..... 73
4-9 Schematic of biasing cell, $v_{\text {ref }}$ buffer, dummy switch and $\frac{v_{\text {ref }}}{2 R_{r e f}}$ current source in the up/down current source ..... 74
4-10 Schematic of break-before-make logic (a) and switches (b) in the up/down current source ..... 75
4-11 Schematic of integrating amplifier ..... 764-12 Simulated nominal frequency response of integrating amplifier, with$v_{d d}=3 \mathrm{~V}, v_{r e f}=1.25 \mathrm{~V}$77
4-13 Simulated settling behavior of integrating amplifier with $v_{d d}=3 V$, $v_{\text {ref }}=1.25 \mathrm{~V}: v_{\text {int }}$ (upper) and $\frac{d}{d t} v_{\text {int }}$ (lower) ..... 78
4-14 Schematic of latching comparator ..... 78
4-15 Simulation of comparator response to $\pm 0.5 \mathrm{mV}$ overdrive, with $v_{d d}=$ $3 V v_{\text {ref }}=1.25 \mathrm{~V}:$ latch signal (upper), comparator output (middle) \& differential input signal (lower) ..... 79
4-16 Simulation of comparator transition time, with $v_{d d}=3 V v_{\text {ref }}=1.25 \mathrm{~V}$ : latch signal (upper) \& comparator output (lower) ..... 80
4-17 Simulation of comparator RMS noise, integrated over frequency, with $v_{d d}=3 V v_{r e f}=1.25 \mathrm{~V}:$ across 50 fF capacitor (left axis) \& referenced to comparator input (right axis) ..... 81
5-1 Block diagram of modified Landsburg ADC with noise sources ..... 83
5-2 Log-log magnitude plot of $\frac{v_{C_{i n t}}(s)}{i_{i n t}(s)}$ transfer function with 0.1 s integration time ..... 87
5-3 Log-log magnitude plot of total ADC noise power at comparator input,
$v_{n, \text { conversion }}^{2}(f)$ over frequency ..... 89
5-4 Log-log magnitude plot of noise power of the $\frac{v_{r e f}}{2 R_{\text {ref }}}$ current source, $i_{n, c s 1}^{2}(f) 90$

## List of Tables

1.1 Commercially available high-resolution, low-bandwidth ADCs ..... 16
1.2 Academic high-resolution, low-bandwidth ADCs ..... 16
3.1 Target specifications for modified Landsburg ADC ..... 35
4.1 Power \& Area Budget of Circuit Blocks in Landsburg ADC ..... 66
4.2 Truth Table for Input Switch Network ..... 67
4.3 Simulated nominal specifications of integrating amplifier ..... 76
5.1 Integrator summing node currents induced by noise sources ..... 85

## Chapter 1

## Introduction

### 1.1 Project Motivation

Analog-to-digital converters (ADCs) act as an essential interface between the continuous, analog signals of the real world and the discretized signals which can be processed by digital electronics. Multiple ADC architectures remain popular over time because each one represents a specific compromise between speed, power, resolution and cost. Depending on the requirements of an application, some architectures are more suitable than others.

Many applications exist which require high resolution ( $>16$ bits) at near-DC bandwidth ( $<10 \mathrm{~Hz}$ ), such as handheld multimeters and temperature gauges. Historically, the architecture of choice for such applications has been the dual-slope ADC, which has since fallen out of favor due to the semiconductor industry's trend towards lowvoltage, fully-integrated, single-supply circuits. This is incompatible with the dualslope architecture's need for a fairly high supply voltage and large external capacitors. Table 1.1 shows four high-resolution commercial ADCs released in the last decade[1][2][3][4], whereas Table 1.2 shows a few ${ }^{1}$ recent academic high-resolution designs $[5][6][7]$. The discrete-time sigma-delta (DT $\Sigma \Delta$ ) architecture is clearly dominant among high-resolution designs.

[^0]Table 1.1: Commercially available high-resolution, low-bandwidth ADCs

| Product | ISL26132 | LTC2482 | MCP3425 | CS5526 |
| :---: | :---: | :---: | :---: | :---: |
| Manufacturer | Intersil | Linear Tech | Microchip | Cirrus Logic |
| Year | 2011 | 2005 | 2007 | 2005 |
| Architecture | DT $\Sigma \Delta$ | DT $\Sigma \Delta$ | DT $\Sigma \Delta$ | DT $\Sigma \Delta$ |
| Resolution (bits) | 24 | 16 | 16 | 20 |
| Sample Rate (Samples/s) | $10-80$ | 6.8 | 15 | 15 |
| INL error (ppm of FSR) | 3 at $25^{\circ} \mathrm{C}$ | 2 at $25^{\circ} \mathrm{C}$ | 10 at $25^{\circ} \mathrm{C}$ | 7 at $25^{\circ} \mathrm{C}$ |
|  | 10 over temp | 20 over temp |  | 15 over temp |
| Approximate SNDR (dB) | 111 | 97.5 | 97.5 | 109 |
| Supply Current | 10 mA | $160 \mu \mathrm{~A}$ | $155 \mu \mathrm{~A}$ | 1.65 mA |

Table 1.2: Academic high-resolution, low-bandwidth ADCs

| Author | J. E. Johnston | C. B. Wang | V. Quiquemmpoix |
| :---: | :---: | :---: | :---: |
| Year | 1999 | 2000 | 2006 |
| Architecture | DT $\Sigma \Delta$ | DT $\Sigma \Delta$ | DT $\Sigma \Delta$ |
| Resolution (bits) | 24 | 20 | 22 |
| Sample Rate (Samples/s) | 7.5 | 25 k | 15 |
| INL error (ppm of FSR) | 3 at $25^{\circ} \mathrm{C}$ | 12 at $25^{\circ} \mathrm{C}$ | 4 at $25^{\circ} \mathrm{C}$ |
| Approximate SNDR (dB) | 110 | 98 | 108 |
| Supply Current | - | 15 mA | $120 \mu \mathrm{~A}$ |

There are several reasons why the DT $\Sigma \Delta$ architecture works poorly at highresolution. High-resolution DT $\Sigma \Delta$ ADCs require large switching capacitors to reduce $\frac{k T}{C}$ sampling noise to sub-LSB levels and minimize charge injection nonlinearity (caused by the unpredictable number of switching transitions). These large capacitors must be driven by an input buffer. The large capacitors and input buffer raise the cost of the ADC, which is further increased by the need for an anti-aliasing input filter. Finally, linearity cannot be maintained at high temperature due to switch leakage. These fundamental limitations indicate a need for a different ADC architecture, tailored specifically for this role.

This paper describes a charge-balancing ADC which achieves high-resolution, lowbandwidth performance at minimal cost. It is based on an architecture introduced by George Landsburg in 1977 [8] (hereafter referred to as the Landsburg architecture). The proposed changes to the architecture have focused on leveraging the advantages of
modern silicon and meeting contemporary expectations of an $\mathrm{ADC}^{2}$. The Landsburg has been modified to run at a much higher resolution ${ }^{3}$, run off of a single $3-5 \mathrm{~V}$ supply and require no external components. Full use is made of the speed and inexpensive digital logic of the modern $0.25 \mu \mathrm{~m}$ process.

### 1.2 Organization of Thesis

Chapter 1 introduces the central problem of the thesis.
Chapter 2 is a thorough description of the original Landsburg ADC. It is described in terms of its similarity to the dual-slope and continuous-time $\Sigma \Delta$ topologies.

Chapter 3 outlines the proposed architectural changes to match the Landsburg ADC with modern needs and manufacturing capabilities. In-depth analysis is done on the advantages and trade-offs of each modification.

Chapter 4 describes the various analog subsystems in the ADC: the input switch network \& amplifier, up/down current source, integrating amplifier and latching comparator. This chapter details the function, specifications and transistor-level implementation of each of these blocks.

Chapter 5 details how noise sources inside the ADC affect its output.
Chapter 6 concludes the thesis and suggests a direction for future work.

[^1]
## Chapter 2

## The Landsburg ADC

### 2.1 Limitations of the Dual-Slope and CT $\Sigma \Delta$ ADC

As little work has been done on the Landsburg ADC since its conception, this thesis will include a full description of its operation. We will first review two common lowbandwidth, high-resolution ADC topologies: the dual-slope ADC and the ContinuousTime Sigma-Delta (CT $\Sigma \Delta$ ) ADC. They both work on the following principle:

1. Charge is added to a capacitor in a quantity $\left(Q_{1}\right)$ controlled by the input voltage.
2. A measured quantity of charge $\left(Q_{2}\right)$ is drained from the capacitor until the charge added in step 1 has been precisely removed.
3. $Q_{1}+Q_{2} \equiv 0$, so by measuring $Q_{2}$, we measure $Q_{1}$ and hence the input voltage.

### 2.1.1 The Dual-Slope ADC

Figure 2-1 illustrates the dual-slope ADC, which is composed of an integrator, a comparator and an input switch, $S_{\text {in }}$. As shown in Figure 2-2, the dual-slope ADC executes steps 1 and 2 sequentially to perform a conversion. The integration capacitor's voltage is initially at the comparator's threshold. In step 1 , the integrator integrates a current proportional to the input voltage for a fixed amount of time $\left(t_{u p}\right)$. At the end of $t_{u p}$, an additional voltage (and charge) proportional to the input voltage


Figure 2-1: The Dual-Slope ADC
has been stored on the integration capacitor. Charge added in step 1:

$$
Q_{1}=i_{i n} t_{u p}=\frac{v_{i n} t_{u p}}{R}
$$

In step 2, the integration capacitor is discharged at a fixed rate set by the reference voltage. The comparator flips after an additional duration of $t_{\text {down }}$, when the added charge from step 1 has been fully removed in step 2. Charge added in step 2:

$$
Q_{2}=i_{r e f} t_{d o w n}=\frac{v_{r e f} t_{\text {down }}}{R}
$$

The more charge which has been added in step 1, the more time required to remove that charge in step 2. This results in a measurement of $v_{i n}$ :

$$
\begin{gathered}
Q_{1}+Q_{2}=0 \\
v_{i n}=-v_{r e f} \frac{t_{d o w n}}{t_{u p}}
\end{gathered}
$$

For a clocked system, rewriting $t_{x}=n_{x} t_{\text {clock }}$ :

$$
v_{i n}=-v_{r e f} \frac{n_{\text {down }}}{n_{u p}}
$$

While the dual-slope is a simple topology capable of very high resolution, it has


Figure 2-2: Charge on dual-slope integration capacitor
several major disadvantages.
Firstly, the ADC's output is derived from the timing of a single, extremely precise comparator decision, which places harsh requirements on the speed, accuracy and noise performance of the comparator. This is because the ADC performs steps 1 and 2 sequentially, adding and then removing charge. At the end of step 1 , substantial charge - and high voltage - accumulates on the integrating capacitor. This is the high tip of the triangle in Figure 2-2, which may be over 100V in precision designs. This substantial instantaneous charge requires that the integration capacitor be an expensive external component with a very low voltage coefficient, increasing the bill-of-materials and circuit board area required to use the ADC.

The comparator requirements are relaxed if the integrator is allowing to swing over a relatively large voltage, allowing for faster, more decisive comparator transitions. Nevertheless, this requires a high supply voltage which is incompatible with modern, low-voltage manufacturing processes. For these reasons, the dual-slope ADC has fallen out of mainstream use.

### 2.1.2 The Continuous Time $\Sigma \Delta$ ADC



Figure 2-3: The CT $\Sigma \Delta \mathrm{ADC}$

The CT $\Sigma \Delta$ topology, illustrated in Figure 2-3, differs from the dual-slope by performing steps 1 and 2 simultaneously. The ADC integrates a current proportional to $v_{i n}$ for a fixed number of clock cycles. At the beginning of every clock cycle, a
decision is made to move the up-down switch, $S_{u d}$ to either $+\frac{1}{2} v_{r e f}$ or $-\frac{1}{2} v_{r e f}$. Over the duration of that clock cycle, this either adds or subtracts a charge $\Delta Q=\frac{v_{\text {ref }} t_{\text {clock }}}{2 R_{\text {ref }}}$. This decision is made to drive the integrated charge towards zero; if $Q_{\text {int }}<0$, charge is added, and if $Q_{i n t}>0$, charge is subtracted. The resulting (simplified) charge waveform is shown in Figure 2-4 for a total of 10 clock cycles. The top dotted line shows the total charge added by the input voltage $\left(Q_{1}\right)$ and the bottom dotted line shows the total charge added by successive integrations of $\pm \frac{1}{2} v_{\text {ref }}\left(Q_{2}\right)$. The solid line is the sum of these two charges.


Figure 2-4: Charge on CT $\Sigma \Delta$ ADC integration capacitor
Assuming that charge is added for $n_{\text {add }}$ cycles and charge is subtracted for $n_{\text {subtract }}$ cycles, the total charge contributed by step 2 is:

$$
Q_{2}=\frac{v_{r e f} t_{\text {clock }}}{2 R_{r e f}}\left(n_{\text {add }}-n_{\text {subtract }}\right)
$$

Hence we can find $v_{i n}$ as a function of $n_{\text {add }}$ and $n_{\text {subtract }}$ :

$$
\begin{gathered}
Q_{1}=i_{\text {in }} t_{u p}=\frac{v_{\text {in }} t_{c l o c k}}{R_{\text {in }}}\left(n_{a d d}+n_{\text {subtract }}\right) \\
Q_{1}+Q_{2}=0
\end{gathered}
$$

$$
v_{i n}=v_{\text {ref }} \frac{R_{\text {in }}}{2 R_{\text {ref }}} \frac{n_{\text {subbract }}-n_{\text {add }}}{n_{\text {subtract }}+n_{\text {add }}}
$$

In the example in Figure 2-4, with $n_{\text {add }}=4$ and $n_{\text {subtract }}=6$ :

$$
v_{i n}=v_{\text {ref }} \frac{R_{i n}}{2 R_{\text {ref }}} \frac{6-4}{6+4}
$$

As long as $\left|\frac{v_{\text {in }}}{R_{\text {in }}}\right|<\left|\frac{v_{\text {ref }}}{2 R}\right|$, the negative feedback action will always limit the integrated charge to within $\pm\left(\left|\frac{v_{i n}}{R_{\text {in }}}\right|+\left|\frac{v_{\text {ref }}}{2 R_{\text {ref }}}\right|\right) t_{\text {clock }}$. In other words, by performing steps 1 and 2 simultaneously (adding and subtracting charge simultaneously) we manage to drastically reduce the peak charge and voltage on the capacitor. This circumvents several problems with the dual-slope ADC: a small, on-chip integrating capacitor can be used and the ADC can be implemented on a low-voltage manufacturing process. Demands on comparator performance are greatly reduced, as the ADC output is no longer derived from a single, precise comparator decision. Instead it is a result of many decisions, one every clock cycle, where the comparator is triggered off of a much larger, faster waveform.

Nevertheless, the CT $\Sigma \Delta \mathrm{ADC}$ has a source of nonlinearity which compromises its use for high-resolution conversion. Every clock cycle, $S_{u d}$ is set to either $+\frac{1}{2} v_{r e f}$ or $-\frac{1}{2} v_{\text {ref }}$. During each transition between $+\frac{1}{2} v_{\text {ref }}$ and $-\frac{1}{2} v_{\text {ref }}$, charge is injected from $S_{u d}$ into the integrating capacitor. As the number of switch transitions is unpredictable, this ill-defined number of charge injections appears as noise and nonlinearity at the CT $\Sigma \Delta$ ADC's output[10]. High-resolution $\Sigma \Delta$ ADCs are still built in spite of this effect, albeit with several engineering workarounds. These include the use of bigger capacitors, higher integration currents and larger switches with carefully balanced positive and negative charge injections. As these workarounds do not scale well to a small, low-cost design, the following section will offer a method to lock the number of switch transitions.

### 2.2 Introducing the Landsburg ADC

### 2.2.1 Locking the Number of Switch Transitions

This section describes a return-to-zero method which fixes the number of switch transitions to improve the linearity of the CT $\Sigma \Delta \mathrm{ADC}$. If the number of switch transitions (and hence the quantity of charge injection) is constant for each measurement, this charge injection results in input offset instead of nonlinearity and noise. This offset can then be removed using zero-offset calibration techniques, to be discussed in Chapter 2.2.3.


Figure 2-5: Landsburg ADC 16-clock switching sequences: low (upper) \& high (lower)

Previously, a decision was made to set $S_{u d}$ to $+\frac{1}{2} v_{\text {ref }}$ or $-\frac{1}{2} v_{\text {ref }}$ at the start of every clock cycle. Consider a system where this decision is made every 16 clock cycles instead, and sets the $+\frac{1}{2} v_{\text {ref }}$ or $-\frac{1}{2} v_{\text {ref }}$ pattern for the next 16 cycles. In order to force one $+\frac{1}{2} v_{\text {ref }}$ to $-\frac{1}{2} v_{\text {ref }}$ transition and one $-\frac{1}{2} v_{\text {ref }}$ to $+\frac{1}{2} v_{\text {ref }}$ transition, the 16-clock sequences in Figure 2-5 are used. The first cycle in each sequence is always high and the last cycle in each sequence is always low, so one transition in each direction must occur. As the charge from the first cycle cancels out the charge from the last cycle, the high and low sequences add or subtract 14 cycles of charge from the integrating capacitor. Hence, denoting the number of high and low sequences as
$N_{h i g h}$ and $N_{l o w}$ respectively, $v_{i n}$ can be found:

$$
\begin{gathered}
Q_{1}=i_{i n} t_{u p}=\frac{v_{i n} t_{\text {clock }}}{R_{\text {in }}} 16\left(N_{\text {high }}+N_{\text {low }}\right) \\
Q_{2}=\frac{v_{\text {ref }} t_{\text {clock }}}{2 R_{\text {ref }}} 14\left(N_{\text {high }}-N_{\text {low }}\right) \\
Q_{1}+Q_{2}=0 \\
v_{\text {in }}=v_{\text {ref }} \frac{R_{\text {in }}}{2 R_{\text {ref }}} \frac{14\left(N_{\text {low }}-N_{\text {high }}\right)}{16\left(N_{\text {low }}+N_{\text {high }}\right)}
\end{gathered}
$$

Defining the total integration time, $t_{\text {integration }}=t_{\text {clock }} n_{\text {integration }}=16 t_{\text {clock }} N_{\text {integration }}$, where $N_{\text {integration }}=\frac{1}{16} n_{\text {integration }}=N_{\text {high }}+N_{\text {low }}$ :

$$
v_{i n}=v_{\text {ref }} \frac{R_{\text {in }}}{2 R_{\text {ref }}} \frac{14\left(2 N_{\text {low }}-N_{\text {integration }}\right)}{16 N_{\text {integration }}}
$$

While this system has improved linearity over the CT $\Sigma \Delta \mathrm{ADC}$, it requires a much faster clock. If each 16 -clock pattern represents one count, a clock with $16 \times$ frequency will be needed, compared to a CT $\Sigma \Delta \mathrm{ADC}$ of equal resolution.

What if we define a single-clock charge difference to be one count, and we add an additional mechanism to measure single-clock charge differences? Then each 16-clock pattern represents 14 counts, and we only need a clock with $\frac{16}{14} \times$ frequency, compared to a CT $\Sigma \Delta \mathrm{ADC}$ of equal resolution. The next section will explain how this is implemented in the Landsburg architecture.

### 2.2.2 Discerning One-Clock Charge Differences

Defining $d_{\text {out }}$ as the digital output code:

$$
d_{\text {out }}=\left\lfloor d_{\text {out }} / 14\right\rfloor+d_{\text {out }} \bmod 14
$$

where we have only been able to discern the $\left\lfloor d_{\text {out }} / 14\right\rfloor$ term. The remainder, $d_{\text {out }} \bmod 14$ comes from the residual charge on the integrating capacitor at the end of the conversion, which should be in the range of $\pm 14 \frac{v_{\text {ref }}}{2 R_{r e f}} t_{\text {clock }}$. In order to measure this charge,
the Landsburg behaves like a 5-bit dual-slope converter. Figure 2-6 illustrates this behavior for two example values of residual charge, $Q_{\text {res } 1}$ and $Q_{\text {res2 }}$. In both cases, after $n_{\text {int }} 16$-cycle-sequence integration cycles, $S_{\text {in }}$ is opened to halt any further current from $v_{i n}$ and preserve the residual charge on the integrating capacitor. $S_{u d}$ is then set to $-\frac{1}{2} v_{\text {ref }}$ to integrate up for a fixed number of cycles $\left(n_{u p}\right)$. This ensures that $Q_{c}>0$ before the final down-integration. Finally, as in the dual-slope ADC, the integration capacitor is discharged at a fixed rate (by setting $S_{u d}$ to $+\frac{1}{2} v_{r e f}$ ) until an up-to-down comparator transition occurs. The number of clock cycles which elapse before the comparator transition $\left(n_{\text {down }}\right)$ indicate how much residual charge remained. The entire conversion can be summarized with the formula:

$$
v_{\text {in }}=v_{\text {ref }} \frac{R_{\text {in }}}{2 R_{\text {ref }}}\left(\frac{14\left(2 N_{\text {low }}-N_{\text {integration }}\right)+n_{\text {down }}-n_{\text {up }}}{16 N_{\text {integration }}}\right)
$$



Figure 2-6: Landsburg ADC residual charge measurement
The up-integration is always performed before the down-integration to ensure that the output is always measured on the up-to-down comparator transition. This eliminates the effects of comparator hysteresis. This up-integration must be performed long enough to be certain that $v_{\text {int }}$ is above the comparator threshold before the
down-integration. Since the residual charge, $Q_{\text {res }}$ on the integrating capacitor is in the range of -14 to +14 clock cycles of charge, it can be assumed that $v_{i n t}$ will be above the comparator threshold if you up-integrate for more than 14 clock cycles. In other words, it is necessary for $n_{u p}$ to be greater than 14. Similarly, $n_{\text {down,max }}$ must be greater than $\left(n_{u p}+14\right)$ clock cycles to ensure that the up-to-down comparator transition occurs.

The Landsburg ADC can be thought of as a split ADC. During the 'Measure State', it acts as a first-order CT $\Sigma \triangle$ ADC with a fixed number of switch transitions in order to find $\left\lfloor d_{\text {out }} / 14\right\rfloor$. It then proceeds to the 'Residue State', where it behaves like a dual-slope ADC to measure the remaining $d_{\text {out }} \bmod 14$. One part of the system remains to be explained: the autozero mechanism.

### 2.2.3 The Autozero Mechanism



Figure 2-7: Landsburg ADC block diagram

Figure 2-7 shows a block diagram of the Landsburg ADC. As in Figure 2-3, $R_{\text {in }}$ supplies the $\frac{V_{i n}}{R_{i n}}$ current which is integrated over $n_{\text {integration }}=16 N_{\text {integration }}$ clock cycles. In order to add or subtract the $\frac{V_{\text {ref }}}{2 R_{\text {ref }}}$ current, the up-down switch $\left(S_{u d}\right)$ is controlled to source a current of either 0 or $\frac{V_{\text {ref }}}{R_{\text {ref }}}$ through $R_{\text {ref }}$. The current through $R_{a z}$ is calibrated (by controlling the stored voltage on $C_{a z}$ ) such that the combined current into the integrating capacitor is $\frac{V_{i n}}{R_{i n}} \pm \frac{V_{\text {ref }}}{2 R_{r e f}}$. This $R_{a z}$ current is nominally $-\frac{V_{\text {ref }}}{2 R_{\text {ref }}}$, but will adjust to provide additional current to null the effects of the main offset sources in the circuit. These sources are as follows:

1. Integrating amplifier input offset voltage, $v_{\text {off set, intamp }}$
2. Integrating amplifier input bias current, $i_{\text {bias,intamp }}$
3. Input buffer input offset voltage, $v_{o f f s e t, \text { inamp }}$
4. Auto-zero buffer input offset voltage, $v_{o f f s e t, A Z a m p}$
5. Reference buffer input offset voltage, $v_{\text {offset,refamp }}$
6. Asymmetrical charge injection from up-down and down-up switching transitions
7. Comparator input offset voltage, $v_{\text {of fset,comp }}$

The first six offset sources cause additional currents to flow into $C_{\text {int }}$. Sources 1-5 contribute additional currents of $\frac{v_{o f f} \text { set,intamp }}{R_{\text {in }}\left\|R_{r e f}\right\| R_{a z}}, i_{\text {bias, }, \text { intamp }}, \frac{v_{a f f \text { set,inamp }}}{R_{i n}}, \frac{v_{o f f} \text { set }, \text { AZamp }}{R_{a z}}$ and $\frac{v_{\text {offset,refamp }}}{R_{\text {ref }}}$ respectively. The current from Source 6 is highly variable with switching speeds and temperature. The first auto-zero mechanism (AZ1) uses a feedback loop to store a precise voltage on $C_{a z}$ such that the current into $C_{i n t}$ is $\frac{V_{i n}}{R_{\text {in }}} \pm \frac{V_{\text {ref }}}{2 R_{\text {ref }}}$. The second auto-zero mechanism (AZ2) ensures that $C_{i n t}$ is charged to the comparator's transition voltage at the beginning of each measurement. This is essential as the comparator's transition voltage is $v_{o f f s e t, c o m p}$ above ground.

Figure 2-8 shows the ADC configuration during AZ1. Switches $S_{i n}$ and $S_{u d}$ are both set to simulate the conditions of a zero input voltage: $S_{\text {in }}$ grounds the input, and $S_{u d}$ alternates between $V_{r e f}$ and ground every 8 clock cycles. This creates a sequence which repeats every 16 clock cycles, containing one down-to-up transition and one up-to-down transition. As with a zero input signal, this waveform spends equal time integrating up as it does integrating down. $S_{a z}$ is closed to form a feedback loop


Figure 2-8: Landsburg ADC when performing AZ1
which servos the integration current (i.e. the current into $C_{\text {int }}$ ) to $\frac{V_{\text {in }}}{R_{\text {in }}} \pm \frac{V_{\text {ref }}}{2 R_{\text {ref }}}$. With the grounded input buffer, the integration current should be $\pm \frac{V_{r e f}}{2 R_{r e f}}$.

Consider the case where $v_{a z}=0$. With the switching waveform in Figure 2-5, the integration current will be 0 or $\frac{V_{\text {ref }}}{R_{\text {ref }}}$ (in other words, $\frac{V_{\text {ref }}}{2 R_{\text {ref }}} \pm \frac{V_{\text {ref }}}{2 R_{\text {ref }}}$ ) as well as the currents caused by offset sources 1-5. The feedback loop thus has to set $v_{a z}$ such that $i_{R_{a z}}=-\frac{V_{\text {ref }}}{2 R_{\text {ref }}}$ in addition to the currents from the offset sources. The resultant integrating current is the desired $\pm \frac{V_{\text {ref }}}{2 R_{\text {ref }}}$.

The feedback loop dynamics are illustrated in Figure 2-9. There is a 2nd-order low-pass filter response from the switching voltage, $v_{S_{u d}}$ to the voltage stored on the auto-zero capacitor, $v_{a z}$. This can be seen in the transfer function:

$$
\frac{v_{a z}(s)}{v_{S_{u d}}(s)}=-\frac{R_{a z}}{R_{r e f}}\left(\frac{1}{1+s R_{a z} C_{a z}+s R_{a z} C_{i n t}\left(1+s R_{a z f} C_{a z}\right)}\right)
$$

$v_{S_{u d}}$ is a square wave between 0 and $v_{r e f}$, of frequency $\frac{1}{16 t_{c l o c k}}$ with a $50 \%$ duty cycle. It is the superposition of a high-frequency, $\pm \frac{1}{2} v_{\text {ref }}$ square wave and an average voltage of


Figure 2-9: Block diagram of AZ1 feedback loop, complete (upper) and simplified (lower)
$\frac{1}{2} v_{r e f}$. The low-pass filter response filters out the high-frequency switching, allowing the average voltage to be captured on the auto-zero capacitor. While the low loop bandwidth is necessary to filter out the high-frequency switching, it mandates that AZ1 must be run for a long period of time for $v_{a z}$ to converge to the full resolution of the ADC. A timing technique is used to further reject the high-frequency switching: due to the 2 nd-order low-pass filtering, high frequencies will have a known phase-shift of $180^{\circ}$. Hence the opening of $S_{a z}$ (to sample \& store $v_{a z}$ onto $C_{a z}$ ) can be timed to the exact moment when the ripple is at its midpoint, to minimize the amount of ripple which is sampled. This is shown in Figure 2-10.

To show that this feedback loop causes the integrating current to converge to $\pm \frac{V_{\text {ref }}}{2 R_{r e f}}$, consider the circuit in Figure 2-8. During AZ1, the integrating current is the sum of currents from the up/down current source, the auto-zero current source and offset sources 1-5. Any low-frequency component of the integrating current will not be filtered out by the low-pass nature of the feedback loop, and will cause a shift in $v_{a z}$. As a result, the loop will servo $v_{a z}$ until there is no longer any low-frequency component in the integrating current, converging to just the high-frequency $\pm \frac{V_{\text {ref }}}{2 R_{r e f}}$


Figure 2-10: Ripple-rejection sampling of $v_{a z}$
square wave. During the Measure State, $S_{a z}$ is opened and $S_{i n}$ is connected to $v_{i n}$. This results in the integrating current becoming $\frac{v_{\text {in }}}{R_{\text {in }}} \pm \frac{V_{\text {ref }}}{2 R_{\text {ref }}}$, controlled by the position of $S_{u d}$.

It is necessary for this feedback loop to have low bandwidth in order to filter out the high-frequency switching. As a result, it takes a long time ( 50 ms in the original design) for the loop to converge to the full resolution of the ADC.

The purpose of the second auto-zero mechanism, AZ2, is to compensate for the comparator's input offset voltage (offset source 6). As the comparator's transition voltage is the baseline for 'zero' charge stored on the integration capacitor, it is necessary to set $v_{\text {int }}$ to the comparator's transition voltage at the beginning of conversion. This is done with the circuit configured as in Figure 2-11. Due to the adjustment of $v_{a z}$ in AZ1, the integration current is either $\frac{V_{\text {ref }}}{2 R_{\text {ref }}}$ or $-\frac{V_{\text {ref }}}{2 R_{r e f}}$, depending on the position of $S_{u d}$. To move $v_{i n t}$ to the comparator's transition voltage, $S_{u d}$ is set to integrate down if $v_{\text {cornp }}$ is high, and integrate up if $v_{\text {comp }}$ is low. This creates the 'converge and dither' pattern for $v_{\text {int }}$ which can be seen in Figure 2-11. As long as AZ2 is run long enough for $v_{i n t}$ to travel from the supply rails to the comparator transition voltage


Figure 2-11: Landsburg ADC when performing AZ2
$\left(v_{\text {offset }, \text { comp }}\right), v_{\text {int }}$ will end up dithering around the $v_{\text {offset,comp }}$ by the end of AZ2. A change in polarity at the comparator's input will effect a change in integration current between $-\frac{V_{\text {ref }}}{2 R_{\text {ref }}}$ and $\frac{V_{\text {ref }}}{2 R_{\text {ref }}}$, and the time delay of this change, $t_{\text {delay, AZ2loop }}$ affects the closeness with which $v_{\text {offset,comp }}$ dithers around $v_{\text {int }}$. Neglecting noise, the following upper bound can be placed upon this dithering:

$$
\left|v_{o f f s e t, c o m p}-v_{i n t}\right|_{\text {dither }}<\frac{V_{r e f} t_{\text {delay,AZ2loop }}}{2 R_{r e f} C_{i n t}}
$$

### 2.2.4 Putting It All Together

A single conversion using the Landsburg ADC thus involves the following sequential steps:

1. AZ1, to set $v_{a z}$ and cancel out offset sources 1-5.
2. AZ2, to set $v_{\text {int }}$ to the comparator threshold and cancel out offset source 6 .
3. Measure State, to measure the output down to a 14 LSB resolution. (Chapter 2.2.1)
4. Residue State, to measure the mod 14 residue of the output and provide unit clock resolution. (Chapter 2.2.2)

In the original Landsburg ADC described in [8], AZ1 was run for 50 ms per conversion, whereas the Measure State was run for 100 ms to reject 50 Hz and 60 Hz noise. AZ2 and the Residue State required a negligible duration of time. This gave the ADC a sample rate of roughly 6.6 Samples $/ \mathrm{s}$ at 12 -bit resolution with a 30 kHz clock.

## Chapter 3

## System Design of the Modified Landsburg ADC

This chapter describes various architectural changes made to the Landsburg ADC to meet modern standards of ADC performance. Each change moves the design towards being a fully-monolithic, high-resolution, single-supply ADC with pseudo-differential inputs, implemented on a $.25 \mu \mathrm{~m}$ CMOS process. The target specifications of this design are in Table 3.1.

Table 3.1: Target specifications for modified Landsburg ADC

| Sample Rate | 5 Samples/s |
| :---: | :---: |
| Resolution | 19 bits |
| Power Consumption | approximately 1.5 mW |
| Supply Voltage | $3 \mathrm{~V}-5 \mathrm{~V}$ |
| Reference Voltage | 1.25 V @ 3 V supply, $2.5 \mathrm{~V} @ 5 \mathrm{~V}$ supply |
| Input Offset | $<1 \mathrm{LSB}$ |
| Gain Error | $<0.01 \%$ over temp |
| INL | $<1 \mathrm{LSB}(<0.0002 \%)$ Full-Scale |
| Operating Temperature | $-40^{\circ} \mathrm{C}-125^{\circ} \mathrm{C}$ |

### 3.1 Smaller Capacitors, Higher Resolution

The original Landsburg architecture has two large capacitors: the integrating capacitor and auto-zero capacitor, each of which are on the order of dozens of nanofarads [9]. These capacitors must be shrunk to a few hundred picofarads at most, so that they can be placed on-die. Consider the voltage change at the output of the integrator as it integrates a constant current, $I$, for one clock cycle (the integrator has negative gain):

$$
\Delta v_{i n t}=-\frac{I}{C_{i n t}} t_{c l o c k}
$$

Reducing the capacitor size magnifies the voltage change. This is analogous to scaling up the entire $v_{\text {int }}$ waveform, which will clip (causing a loss of linearity) as it is limited by the supply voltage rails. In order to reduce the capacitance while staying within the limits of the power supply, our options are to reduce the current and the length of each clock cycle (i.e. increase the clock frequency). There are other reasons for increasing the clock frequency. As the Landsburg ADC is an oversampling converter, its resolution increases linearly with clock frequency, so increasing clock frequency while keeping the Measure State time constant will increase the resolution of the converter.

### 3.1.1 Upper Limits on Resolution \& Clock Frequency

What factors limit the clock frequency? Observe the main blocks of the Landsburg ADC in Figure 2-7. Of these, the input buffer and auto-zero buffer are only required to pass low-frequency signals. While the comparator's output must settle in less than one clock cycle, a fast-settling, low-power comparator can be built using a regenerative latching topology. The comparator's settling time is not the limiting factor on clock frequency.

In general, the most demanding and power-hungry parts of a system are those which require both high bandwidth and high precision. In the Landsburg ADC, these parts are the integrating amplifier and reference buffer. Consider the 16 -clock return-to-zero sequences described in Chapter 2.2.1 and reproduced in the upper half


Figure 3-1: Landsburg ADC 16-clock switching sequences: original (upper) \& modified (lower)
of Figure 3-1. The fastest transition which much be captured to full 19-bit accuracy is the single high pulse in the low-sequence and the single low pulse in the highsequence. In other words, it is necessary for the integrating amplifier and reference buffer to achieve $>19$-bit settling within a single clock cycle. The main constraint on the maximum clock frequency (and maximum resolution) of the Landsburg ADC is the full-resolution settling time of theses two components.

Fast, high-resolution settling requires the use of a high-bandwidth, high-gain, dominant-pole amplifier. The limits of the manufacturing process will determine the maximum achievable performance of this amplifier, which in turn defines the maximum performance of the ADC. What can be done to extend the ADC's resolution beyond this limit?

Consider the alternative set of 16 -clock return-to-zero sequences in the lower half of Figure 3-1. In the original set of sequences, every 16 -clock sequence added or subtracted 14 cycles of charge, as the first high pulse always negated the last low pulse. In this new set, every 16 -clock sequence adds or subtracts 12 cycles of charge, as the first two high pulses always negate the last two low pulses. As described in Chapter 2.2.2, the original Landsburg ADC's Measure State measures $\left\lfloor d_{\text {out }} / 14\right\rfloor$ and its Residue State measures $d_{\text {out }} \bmod 14$. In this modified version, the Measure State measures $\left\lfloor d_{\text {out }} / 12\right\rfloor$ and the Residue State measures $d_{\text {out }} \bmod 12$. The overall gain
equation is now:

$$
v_{i n}=v_{\text {ref }} \frac{R_{\text {in }}}{2 R_{\text {ref }}}\left(\frac{12\left(2 N_{\text {low }}-N_{\text {integration }}\right)+n_{\text {down }}-n_{\text {up }}}{16 N_{\text {integration }}}\right)
$$

As each 16 -clock sequence now causes a change of 12 (instead of 14) cycles of charge, we would need a clock which is $\frac{14}{12}=116.7 \%$ the speed of an equal-resolution original Landsburg ADC. However, the integrating amplifier and reference buffer now have 2 clock cycles to achieve >19-bit settling, and a correspondingly lower bandwidth. While the required clock speed has increased by $16.7 \%$, the required bandwidth for these two circuit blocks has gone down to $\frac{1}{2} \frac{14}{12}=58.3 \%$ of its original value. For a given amplifier settling time, the ADC can now be run to a clock speed and resolution which is $2 \frac{12}{14}=171.4 \%$ of its original limit.

We can generalize by saying that the return-to-zero sequences are $m$ cycles long. Within each $m$-clock sequence, the first $n$ cycles are always high and the last $n$ cycles are always low. The original Landsburg then used $m=16$ and $n=1$, whereas the modified Landsburg uses $m=16$ and $n=2$. In an ADC with $R$-bit resolution, the integrating amplifier and reference buffer are required to settle to over $R$-bit accuracy within $n t_{\text {clock }}$ time. Every $m$-clock sequence adds or subtracts $(m-2 n)$ cycles of charge. The range of possible outputs is $2^{R-1}$ counts above and below ground, requiring the Measure State to run for $\left(2^{R-1} \frac{m}{m-2 n}\right)$ clocks. The generalized gain equation is then:

$$
v_{i n}=v_{r e f} \frac{R_{i n}}{2 R_{\text {ref }}}\left(\frac{(m-2 n)\left(2 N_{\text {low }}-N_{\text {integration }}\right)+n_{\text {down }}-n_{u p}}{m N_{\text {integration }}}\right)
$$

### 3.1.2 A Discussion of $m$ and $n$

In order to optimize our choice of $m$ and $n$, we must consider their effect on the output swing of the integrating amplifier. As previously established, it is essential that its output does not clip in order to preserve linearity. Every $m$ clock cycles, $S_{u d}$ is set such that $v_{\text {int }}$ moves towards the comparator threshold ( $v_{o f f s e t, c o m p}$ ) during the following $m$ clock cycles. The largest possible voltage difference between $v_{\text {int }}$ and $v_{o f f s e t, c o m p}$ is
the furthest distance that $v_{\text {int }}$ can travel away from $v_{o f f \text { set, comp }}$ during those $m$ clock cycles. The upper and lower bounds on this voltage difference correspond to the minimum and maximum input current $\left(i_{i n}\right)$, beyond which the ADC goes underrange or overrange.

What is the minimum and maximum input current? After AZ1 calibration, we know the integration current, $i_{i n t}=\frac{V_{i n}}{R_{i n}} \pm \frac{V_{r e f}}{2 R_{\text {ref }}}=i_{i n}+i_{u d}$, where $i_{u d}$ is the up/down current. If the input current is within bounds, this means that the average up/down current is of sufficient magnitude to overwhelm the input current and pull $v_{\text {int }}$ towards the comparator threshold. The most extreme average up/down currents are achieved if $S_{u d}$ performs just the 'high' sequence ( $(m-n)$ high pulses followed by $n$ low pulses) or just the 'low' sequence ( $n$ high pulses followed by ( $m-n$ ) low pulses) for the entire duration of the Measure State. Thus the two most extreme average up/down currents are $\frac{V_{\text {ref }}}{2 R_{\text {ref }}} \frac{m-2 n}{m}$ and $-\frac{V_{\text {ref }}}{2 R_{\text {ref }}} \frac{m-2 n}{m}$. It follows that the minimum and maximum input currents are just within $-\frac{V_{r e f}}{2 R_{r e f}} \frac{m-2 n}{m}$ and $\frac{V_{r e f}}{2 R_{r e f}} \frac{m-2 n}{m}$.

Now we can finally calculate the maximum and minimum voltage difference between $v_{\text {int }}$ and $v_{o f f s e t, c o m p}$. As the integrator has negative gain, the maximum difference is when $i_{i n}=-\frac{V_{\text {ref }}}{2 R_{\text {ref }}} \frac{m-2 n}{m}$ and $S_{u d}$ performs the 'low' sequence. $v_{i n t}$ starts just below $v_{o f f s e t, c o m p}$, travels downwards for $n$ cycles (integrating a current of $-\frac{V_{r e f}}{2 R_{\text {ref }}} \frac{m-2 n}{m}+$ $\frac{V_{\text {ref }}}{2 R_{\text {ref }}}$ ) and then travels upwards for $(m-n)$ clock cycles (integrating a current of $\left.-\frac{V_{r e f}}{2 R_{r e f}} \frac{m-2 n}{m}-\frac{V_{r e f}}{2 R_{r e f}}\right)$. Calculating $\left[v_{\text {int }}-v_{o f f s e t, c o m p}\right]_{\text {max }}$ : $\left[v_{i n t}-v_{o f f \text { set }, \text { comp }}\right]_{\text {max }}=-\frac{t_{\text {clock }}}{C_{\text {int }}} \frac{v_{\text {ref }}}{2 R_{\text {ref }}}\left(n\left(-\frac{m-2 n}{m}+1\right)+(m-n)\left(-\frac{m-2 n}{m}-1\right)\right)$

$$
\left[v_{i n t}-v_{o f f s e t, c o m p}\right]_{\max }=\frac{t_{\text {clock }}}{C_{\text {int }}} \frac{v_{\text {ref }}}{2 R_{\text {ref }}} 2(m-2 n)
$$

Similarly, the minimum difference is when $i_{\text {in }}=\frac{V_{\text {ref }}}{2 R_{r e f}} \frac{m-2 n}{m}$ and $S_{u d}$ performs the 'high' sequence. $v_{i n t}$ starts just above $v_{o f f s e t, c o m p}$, travels downwards for $(m-n)$ cycles (integrating a current of $\frac{V_{\text {ref }}}{2 R_{r e f}} \frac{m-2 n}{m}+\frac{V_{\text {ref }}}{2 R_{\text {ref }}}$ ) and then travels upwards for $n$ clock cycles (integrating a current of $\frac{V_{\text {ref }}}{2 R_{r e f}} \frac{m-2 n}{m}-\frac{V_{\text {ref }}}{2 R_{r e f}}$ ). The lowest voltage in this sequence is after $(m-n)$ cycles, just before $v_{i n}$ begins travelling upwards. Calculating
$\left[v_{i n t}-v_{o f f \text { set }, c o m p}\right]_{m i n}:$

$$
\begin{gathered}
{\left[v_{i n t}-v_{o f f s e t, c o m p}\right]_{m i n}=-\frac{t_{c l o c k}}{C_{i n t}} \frac{v_{r e f}}{2 R_{r e f}}\left((m-n)\left(\frac{m-2 n}{m}+1\right)\right)} \\
{\left[v_{i n t}-v_{o f f s e t, c o m p}\right]_{\min }=-\frac{t_{c l o c k}}{C_{i n t}} \frac{v_{r e f}}{2 R_{r e f}} 2\left(m-2 n+\frac{n^{2}}{m}\right)}
\end{gathered}
$$

It can be seen that the magnitude of $\left[v_{\text {int }}-v_{\text {offset, comp }}\right]_{\text {min }}$ is slightly greater than $\left[v_{\text {int }}-v_{\text {offset,comp }}\right]_{\text {max }}$. This asymmetry is because $v_{S_{u d}}$ in Figure 3-1 always goes high at the beginning of the sequence before going low, in other words, $v_{\text {int }}$ starts moving downwards before moving upwards. This asymmetry can be reversed by switching the order of the $m$-clock sequences, by having the first $n$ pulses always be low and the last $n$ pulses always be high.

With all these equations, how do we choose $m$ and $n ? n$ can range from 1 to $\frac{m}{2}$. While increasing $n$ loosens the settling-time requirements for the integrating amplifier and reference buffer, it also increases the number of clock cycles required to perform a conversion, as does decreasing $m$. As $2 n$ approaches $m$, the number of clock cycles approaches infinity. One approach is to start with $n=1$ and increase $n$ if the amplifier settling times are just too slow for the target speed \& resolution. Increasing $m$ decreases the number of clock cycles per conversion (allowing the use of a slower clock) but also increases the required size of $C_{i n t}$ to keep the integrator output swing from clipping. The eventual choice of $m=16$ and $n=2$ is a compromise between these effects.

### 3.1.3 Choosing $C_{i n t}$, Resolution \& Clock Frequency

With $m=16, n=2$ and a total Measure State time of 0.1 s (to reject 50 Hz and 60 Hz ), we can calculate a need for at least $\left(2^{R-1} \frac{m}{m-2 n}\right) \approx 350000$ clock cycles. With a target resolution of 19 bits, this implies a clock frequency of $>3.5 \mathrm{MHz} ; 3.6 \mathrm{MHz}$ was chosen for redundancy. $R_{\text {ref }}=200 \mathrm{k} \Omega$ and $C_{i n t}=50 \mathrm{pF}$ were also chosen. With a 2.5 V reference, this results in a 0.84 V to -0.85 V integrator output swing around the comparator threshold. Using the smaller 1.25 V reference, the range becomes 420 mV
to -430 mV . As described in Chapter 4.4 , this fairly small voltage swing was chosen as it was not possible to build an integrating amplifier with rail-to-rail outputs which also met the gain, bandwidth and power requirements.

### 3.2 Single-Supply Operation \& Eliminating the Reference Buffer

The original Landsburg design uses bipolar power supplies and a ground-referenced voltage reference. The switching voltage (controlled by $S_{u d}$ ) varies between 0 and $v_{r e f}$ relative to the integrator's summing node, which is biased at ground. During AZ1, the negative gain of the $v_{S_{u d}}$ to $v_{a z}$ transfer function causes $v_{a z}$ to servo to a voltage below the integrator's summing node.


Figure 3-2: Landsburg ADC single supply modifications, with reference buffer (a), without reference buffer (b), with constant summing-node impedance (c)

In order to adapt the Landsburg to single-supply operation, it is necessary to flip it
upside-down. As shown in Figure 3-2a, the integrator summing node and comparator threshold are now biased at $v_{\text {ref }}$. As the amplifiers and comparator are powered from ground to the positive rail $\left(v_{d d}\right)$, there is a voltage headroom of $-v_{r e f}$ to $\left(v_{d d}-v_{r e f}\right)$ around the summing node. In this new configuration, the switching voltage now varies between $-v_{r e f}$ and 0 relative to the integrator summing node. $v_{a z}$ then servos to a voltage above the integrator summing node.

In this new configuration, the summing node is now ( $v_{\text {ref }}+v_{\text {offset,intamp }}$ ) above ground, where $v_{\text {offset,intamp }}$ is the input offset of the integrating amplifier. Assuming that $v_{\text {off set, intamp }}$ is small, $R_{\text {ref }}$ can simply be connected between the summing node and ground to sink a $\left(\frac{v_{\text {ref }}}{R_{\text {ref }}}+\frac{v_{\text {off fet,intamp }}}{R_{\text {ref }}}\right)$ reference current. A switch in series with $R_{\text {ref }}$ allows this current to be turned on and off, as shown in Figure 3-2b. A doublethrow switch is used to connect $R_{\text {ref }}$ to a basic $V_{\text {ref }}$ buffer when the reference current is not being sunk from the summing node. This ensures that $R_{\text {ref }}$ has consistent, code-independent self-heating, so that code-dependent temperature (and resistance) changes do not introduce non-linearity. The reference buffer is a fast-settling, highgain, rail-to-rail amplifier. Its removal significantly reduces the cost of the Landsburg architecture.

In order to maintain consistent summing node impedance (and preserve linearity), an additional reference resistor ( $R_{\text {ref2 }}$ ) is added, as shown in Figure 3-2c. This resistor is connected from $V_{r e f}$ to the summing node when $R_{\text {ref }}$ is not connected. As this resistor pulls very minimal current $\left(\frac{v_{o f f} \text { set, intamp }}{R_{\text {ref }}}\right)$, its matching to $R_{\text {ref }}$ is not critical. In simulation, as much as $3 \%$ mismatch between $R_{\text {ref }}$ and $R_{r e f 2}$ did not produce a measurable increase in INL. This $\frac{v_{\text {offset }, \text { intamp }}}{R_{\text {ref } 2}}$ current also cancels out the $\frac{v_{\text {offset }, \text { intamp }}}{R_{\text {ref }}}$ term of the $R_{\text {ref }}$ reference current, removing the gain error caused by the integrating amplifier's input offset.

This description is incomplete because it assumes that there is no voltage drop across the switches. Taking switch resistance into account, the reference current through $R_{r e f}$ will be less than $\frac{v_{r e f}}{R_{r e f}}$ and no longer ratiometric with $R_{i n}$, increasing the ADC's gain drift over temperature. The next section describes a method to compensate for finite, nonlinear switch resistance.

### 3.2.1 Switch Resistance Compensation



Figure 3-3: Simplified diagram of switch resistance compensation

As illustrated in Figure 3-3, switch resistance compensation is performed by using a dummy switch to replicated the voltage drop across $S_{u d}$. The intended current through $R_{\text {ref }}$ is $\frac{v_{r e f}}{R_{r e f}}$, so a rough approximation of this current is made (using a resistor and current mirror, not shown) and sourced into the dummy switch. Denoting the voltage across the switch as $v_{\text {switch }}$, we can describe the voltage at the integrating amplifier's positive input:

$$
v_{+i n, i n t a m p}=v_{r e f}+v_{s w i t c h, d u m m y}
$$

Assuming the amplifier's inputs are at the same voltage:

$$
\begin{gathered}
v_{-i n, i n t a m p}=v_{+i n, i n t a m p}=v_{r e f}+v_{s w i t c h, d u m m y} \\
v_{-i n, i n t a m p}=i_{R_{r e f}} R_{r e f}+v_{s w i t c h, S_{u d}}=v_{r e f}+v_{s w i t c h, d u m m y}
\end{gathered}
$$

The dummy switch and $S_{u d}$ are well-matched and in close thermal proximity. If they are carrying almost the same current, then $v_{\text {switch }, S_{u d}} \approx v_{\text {switch,dummy }}$. This implies that $i_{R_{\text {ref }}} R_{\text {ref }} \approx v_{\text {ref }}$, so $i_{R_{\text {ref }}} \approx \frac{v_{\text {ref }}}{R_{\text {ref }}}$ and the switches are carrying almost
the same current. Figure 3-5 shows a temperature sweep over 100 Monte Carlo simulations, comparing the current of the switch and resistor against just a resistor. With a 1.25 V reference, the $\pm 3 \sigma$ worst-case deviation from purely resistive behavior is $0.38 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, producing a gain error of $0.006 \%$ over the entire operating temperature. The corresponding worst-case deviation using a 2.5 V reference is $0.25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, or $0.004 \%$. Both are within the $<0.01 \%$ gain error target.


Figure 3-4: Implementation of switch resistance compensation

### 3.3 Pseudo-Differential Inputs \& Auto-Zero

Consider the auto-zero mechanism illustrated in Figure 2-9. By using an up/down waveform with a $50 \%$ duty cycle during AZ1, we are instructing the ADC to regard the ground voltage at the input buffer (as set by $S_{i n}$ ) as the zero-point of the measurement, and store this information as a voltage across $C_{a z}$. If we switch $S_{u d}$ between differential input pins $v_{\text {in+ }}$ and $v_{i n-}$ instead of $v_{i n}$ and ground, the ADC is able to


Figure 3-5: 100 Monte Carlo simulations of reference current drift over temperature, with $v_{\text {ref }}=1.25 \mathrm{~V}$
measure a pseudo-differential ${ }^{1}$ voltage $v_{\text {in }}=\left(v_{\text {in+ }}-v_{\text {in- }}\right)$. In this configuration, AZ1 is essentially an analog Measure State which stores its measurement of $v_{i n-}$ using $C_{a z}$ as analog memory. The auto-zero mechanism is thus modified to provide pseudodifferential inputs. Figure 3-6 illustrates the input buffer connected in this manner, including the modifications from Chapter 3.2.

The next step is to replace $R_{a z f}$ with a gm-cell, as shown in Figure 3-7. This is done to relax the design requirements on the integrating amplifier, which already needs high gain and fast settling behavior. If the integrating amplifier directly drives $R_{a z f}$, it will also need a low-impedance output stage and significant output swing. These two requirements go away if we replace $R_{a z f}$ with a MOS-input, rail-to-rail gm-cell. Figure 3-8 shows the updated AZ1 feedback loop dynamics. It can be shown that this loop is stable (with phase margin $>45^{\circ}$ ) if $g m_{a z f} R_{a z} \frac{C_{a z}}{C_{i n t}}>1$.

[^2]

Figure 3-6: Landsburg ADC with pseudo-differential inputs \& modified up/down current source


Figure 3-7: Landsburg ADC with gm-cell replacing $R_{a z f}$, in AZ1 configuration


Figure 3-8: Block diagram of AZ1 feedback loop with gm-cell replacing $R_{a z f}$, complete (upper) \& simplified (lower)

How do we pick a value for $R_{a z}$ ? Denoting $v_{\text {summingnode }}$ as the voltage at the integrator summing node, the auto-zero current, $i_{a z}$ is:

$$
\begin{gathered}
i_{a z}=\frac{v_{a z}-v_{\text {summingnode }}}{R_{a z}} \\
v_{\text {summingnode }}=v_{r e f}+v_{d u m m y s w i t c h}+v_{o f f s e t, c o m p} \approx v_{r e f} \\
i_{a z} \approx \frac{v_{a z}-v_{r e f}}{R_{a z}}
\end{gathered}
$$

The value of $R_{a z}$ is then chosen to set the range of auto-zero current, and hence the range of acceptable voltages for $v_{i n-}$. Values of $R_{a z} \approx 200 k \Omega$ can be expected for a 5 V ADC input range.

### 3.3.1 Issues With Switch Leakage Current

One major hurdle in implementing the auto-zero mechanism on die is the leakage current of $S_{a z}$ during the Measure State. In order to reject 50 Hz and 60 Hz noise, the Measure State runs for 0.1 seconds, during which $S_{a z}$ is in the off position to prevent any change in voltage of $C_{a z}$. The following calculation estimates the input offset ( $d_{\text {offset }}$, in LSBs) resulting from a switch leakage current, $i_{\text {leak }}$. For an ADC with $R$-bit resolution and a Measure State duration of $t_{\text {meas }}=0.1 s$, we can calculate the difference in integrated charge caused by a 1 LSB change at the input voltage.

The full input current range, $\left|i_{i n}\right| \leq \frac{v_{\text {ref }}}{2 R_{\text {ref }}} \frac{m-2 n}{m}$ represents an output code range of $\pm 2^{R-1}$ LSBs. Hence a single LSB of input current:

$$
i_{i n, 1 L S B}=\frac{1}{2^{R-1}} \frac{v_{r e f}}{2 R_{r e f}} \frac{m-2 n}{m}
$$

Integrated over $t_{m e a s}$, this creates the following change in integrated charge:

$$
Q_{i n t, 1 L S B}=\frac{1}{2^{R-1}} \frac{v_{r e f} t_{\text {meas }}}{2 R_{r e f}} \frac{m-2 n}{m}
$$

$Q_{i n t, 1 L S B}$ is used to normalize the change in integrated charge caused by a non-zero
switch leakage current. Calculating the drift in $C_{a z}$ voltage, $\Delta v_{a z}$ :

$$
\Delta v_{a z}=\int \frac{i_{\text {leak }}}{C_{a z}} d t
$$

Charge loss due to switch leakage:

$$
\Delta Q_{i n t, l e a k}=\int_{0}^{t_{\text {meas }}} \Delta i_{a z} d t=\int_{0}^{t_{\text {meas }}} \frac{\Delta v_{a z}}{R_{a z}} d t=\int_{0}^{t_{\text {meas }}} \frac{i_{\text {leak }}}{R_{a z} C_{a z}} t d t=\frac{1}{2} \frac{i_{\text {leak }}}{R_{a z} C_{a z}} t_{\text {meas }}^{2}
$$

Normalizing against $Q_{i n t, 1 L S B}$ to find the input offset (in LSBs) due to switch leakage:

$$
d_{o f f s e t}=\frac{\Delta Q_{\text {int }, \text { leak }}}{Q_{\text {int }, 1 L S B}}=2^{R-1} \frac{R_{\text {ref }}}{R_{a z}} \frac{i_{\text {leak }} t_{\text {meas }}}{v_{\text {ref }} C_{a z}} \frac{m}{m-2 n}
$$

If the largest $C_{a z}$ we are willing to fit on-die is about 200 pF , we can estimate the resulting input offset using typical values of $R=19, R_{\text {ref }}=200 \mathrm{k} \Omega, R_{a z}=200 \mathrm{k} \Omega$, $t_{\text {meas }}=0.1 \mathrm{~s}, C_{a z}=200 \mathrm{pF}, v_{\text {ref }}=1.25 \mathrm{~V}, m=16$ and $n=2$. Then:

$$
d_{o f f s e t} \approx 1.4 \times 10^{14} i_{l e a k}
$$

This formula implies that to get the input offset below 0.5LSB, we would need a worstcase switch leakage current of under 3.6fA. A more realistic switch leakage current (while still difficult to achieve) is 200fA, which would result in 56 LSBs of offset. The following section proposes a method to achieve sub-LSB offset using a switch with a worst-case leakage of about 200fA.

### 3.3.2 Mixed-Signal Feedback Loop

Consider the equation from the previous section:

$$
d_{o f f s e t}=\frac{\Delta Q_{\text {int }, \text { leak }}}{Q_{i n t, 1 L S B}}=2^{R-1} \frac{R_{\text {ref }}}{R_{a z}} \frac{i_{\text {leak }} t_{\text {meas }}}{v_{\text {ref }} C_{a z}} \frac{m}{m-2 n} \approx \frac{5.6 \times 10^{6}}{R_{a z}}
$$

A value of $R_{a z}=13 M \Omega$ can be used to bring the offset below 0.5 LSB , but this brings up two practical problems.


Figure 3-9: Landsburg ADC with current-splitting auto-zero resistors

The first problem is that $13 M \Omega$ is a very large resistor to implement on-chip. Figure 3-9 shows a current-splitting method to synthesize this large resistor from three smaller resistors, $R_{a z 1}, R_{a z 2}$ and $R_{a z 3}$. This generates an equivalent resistance of $R_{a z, \text { equiv }}=\left(R_{a z 1}+R_{a z 2} \| R_{a z 3}\right) \frac{R_{a z z}+R_{a z 3}}{R_{a z 3}}$. In order to obtain the desired $R_{a z, \text { equiv }}=$ $13 M \Omega, R_{a z 1}=R_{a z 2}=600 k \Omega$ and $R_{a z 3}=30 k \Omega$ can be used. This current-splitting technique also introduces an offset of $i_{o f f s e t, c s} \approx \frac{v_{r e f}}{R_{a z 3}+R_{a z 1} \| R_{a z 2}} \frac{R_{a z 1}}{R_{a z 1}+R_{a z 2}}$, which must be compensated for with an additional $i_{o f f s e t, c s}$ current source into the summing node.

The second problem is that a large $R_{a z}$, constrained by the limits of the power supply, can only provide a limited range of auto-zero current. This corresponds to a limited range of acceptable voltages for $v_{i n-}$. This is sufficient if we are performing single-ended measurements, such that $v_{\text {in- }}$ will always be at a known voltage. For example, if $v_{i n-}$ is always at $v_{\text {ref }}$, then the center of the auto-zero current range can be shifted to $v_{\text {ref }}$ with an additional $\frac{v_{\text {ref }}}{2 R_{\text {ref }}}$ current source into the summing node. Then $R_{a z}$ will only need enough auto-zero current range to compensate for the various offset
sources discussed in Chapter 2.2.3.
But what if we want to achieve full pseudo-differential behavior, where $v_{\text {in- }}$ can be anywhere in the full voltage range? One possibility is shown in Figure 3-10: a lowresolution current DAC (with an output current range of $\frac{v_{\text {ref }}}{R_{\text {ref }}}$ to 0 ) can be used to provide most of the auto-zero current while $R_{a z}$ (the 'analog auto-zero') provides the residue current, filling in the spaces between the bits of the DAC. This arrangement couples the sub-LSB precision of the analog auto-zero with the stability and range of the DAC. This then turns into a controls problem - how can the DAC be controlled in such a way that the loop is stable, and the sum of DAC and analog auto zero currents converges to the correct value?


Figure 3-10: Landsburg ADC with 8-bit auto-zero current DAC

While many different methods were tried, this thesis will only discuss the most promising approach. The analog auto-zero is simply allowed to run as usual, with values $v_{r e f, \text { equiv }}=13 M \Omega, g m_{a z f}=\frac{1}{54 k \Omega}$ and $C_{a z}=200 \mathrm{pF}$. At the same time, every 8 clock cycles, the DAC output is adjusted based on the comparator output. If $v_{\text {comp }}$ is
low, the DAC current is decremented, so that $v_{\text {int }}$ tends to increase. If $v_{\text {comp }}$ is high, the DAC current is incremented, so that $v_{i n t}$ tends to decrease. The convergence of DAC input code is shown for various $v_{i n-}$ voltages in Figure 3-11. Once the DAC 8-bit input code has converged to within an LSB of the required current, it dithers back and forth across that last LSB. 40 ms after the start of the AZ1 process, its input code is locked to halt the dithering. This allows the analog auto-zero to converge to its final value. While $g m_{a z f}=\frac{1}{54 k \Omega}$ is the minimum transconductance necessary to stabilize the DAC feedback loop, it is too much to provide adequate filtering of the high-frequency switching. As a workaround, after the DAC code is locked, $g m_{a z f}$ is reduced to $\frac{1}{108 k \Omega}$.


Figure 3-11: Transient simulation of mixed-signal AZ1 for various values of $v_{i n-}: v_{a z}$ (upper) \& DAC input code (lower)

It is interesting to note that the DAC feedback loop is not stable unless the analog auto-zero runs at the same time. To understand this, we will need a way to analyze the non-linear relationship between the voltage at the input of the comparator $\left(v_{\text {int }}\right)$ and the resulting change in output current of the DAC $\left(\Delta i_{d a c}\right)$. An approximate analysis will be made using describing functions [11].


Figure 3-12: Change in DAC current, $\Delta i_{d a c}$, due to a sine-wave at comparator input

Consider a sine wave at the input of the comparator, centred around $v_{\text {ref }}$, of frequency $f$ and amplitude $E$. Figure 3-12 shows that during the sine wave's first half-cycle (of duration $\frac{1}{2 f}$ ), the comparator output will be high, and the DAC current will decrement every 8 clock cycles. During the sine wave's second half-cycle (of equal duration), the comparator output will be low, and the DAC current will increment every 8 clock cycles. This causes $\Delta i_{d a c}$ to take the shape of a stepped triangle wave, phase-shifted $-90^{\circ}$ from the input, with amplitude A. Each current DAC bit represents a change in current of $\frac{1}{2^{8}} \frac{v_{\text {ref }}}{R_{\text {ref }}}$ and $\frac{1}{8 t_{\text {clock }}} \frac{1}{2 f}$ steps will occur during the first half-cycle. Hence:

$$
A=\frac{v_{r e f}}{2 \cdot 2^{8} \cdot 16 t_{c l o c k} f R_{r e f}}
$$

A triangle wave of amplitude A contains a first-harmonic of magnitude $\frac{8 A}{\pi^{2}}$, so the approximate $\frac{i_{\text {dac }}(s)}{v_{i n t}(s)}$ transfer function is:

$$
\frac{i_{d a c}(s)}{v_{\text {int }}(s)}=\frac{1}{j} \frac{8 A}{\pi^{2} E}=\frac{v_{r e f}}{2^{10} \pi^{2} E t_{\text {clock }} R_{\text {ref }}} \frac{1}{j f}=\frac{v_{\text {ref }}}{2^{9} \pi E t_{\text {clock }} R_{r e f}} \frac{1}{s}=\frac{G_{d f}}{E} \frac{1}{s}
$$

where $s=j \omega$ and $G_{d f}=\frac{v_{\text {ref }}}{2^{9} \pi t_{c l o c k} R_{\text {ref }}}$. In other words, the $v_{\text {int }}$ to $i_{d a c}$ transfer function can be approximated as an integrator with a gain inversely proportional to the input amplitude, $E$. We can now model the dynamics of the joint feedback loops, as shown in Figure 3-13.

Figure $3-14$ shows the magnitude of the analog auto-zero loop gain as well as the DAC loop gain (which is inversely proportional to $E$ ). The DAC loop gain has a consistent logarithmic slope of -2 , indicating that it will not be stable on its own. On the other hand, the analog auto-zero loop will be stable with $>45^{\circ}$ phase margin as long as $g m_{a z f} R_{a z} \frac{C_{a z}}{C_{i n t}}>1$. The combined loop gain, which is the sum of these loops, is shown as a solid line. It levels out to a logarithmic slope of -1 before the unity-gain crossover frequency as long as $\frac{g m_{a z f}}{C_{a z}}>\sqrt{\frac{G_{d f}}{C_{\text {int }} E}}$.

The analog auto-zero feedback loop acts as a lead compensator to stabilize the DAC feedback loop. This loop becomes less stable as it converges, because the value of $E$ decreases, increasing the effective gain of the DAC feedback loop. It is necessary for the combined loop to remain stable until the DAC input code is within an LSB


Figure 3-13: Block diagram of mixed-signal feedback loop, complete (upper) \& simplified (lower)


Figure 3-14: Logarithmic plot of analog auto-zero loop gain (dashed line), DAC loop gain (dash-dotted line) \& combined loop gain (solid line)
of its final value, allowing the limited range of the analog auto-zero to fill in the gap.
While this method works well in the nominal case, it requires very good matching between the input offset of the comparator and gm-cell. Any mismatch will make the two feedback loops attempt to converge $v_{i n t}$ to slightly different voltages. A stable point for both loops will not exist, keeping the system endlessly in oscillation. Figure $3-15$ shows the DAC input code of a system with a 20 mV offset between comparator and gm-cell.

Two workarounds were attempted to reduce this sensitivity - first of all, instead of being directly connected to $v_{\text {int }}$, the gm-cell and comparator were connected to a preamplified version of $v_{i n t}$, through a high-speed, gain-of-10 preamplifier. It was assumed that the gain of the preamplifier would reduce the effective offset of the gmcell and comparator by a factor of 10 , and they would share the input offset of the preamplifier. Unfortunately, the preamplifier's requirements of very high bandwidth, high-impedance inputs and large linear input range (equal to the full swing of $v_{\text {int }}$ ) are mutually incompatible, and this approach was abandoned.


Figure 3-15: Transient simulation of mixed-signal AZ1 for various values of $v_{i n-}$, showing DAC input code, with 20 mV offset mismatch between comparator \& gm-cell

The second workaround was to use two comparators, with thresholds slightly above and below the gm-cell's input offset voltage. The DAC input code was only incremented or decremented if $v_{\text {int }}$ was above the top threshold or below the bottom threshold, creating a middle region where only the analog auto-zero is active, and the DAC feedback loop does not fight for control. This method was unsuccessful as well, because the DAC input code would drift around the final value and not converge.

Simulations suggest that the system will work with a $\leq 1 m V$ offset difference between comparator and gm-cell. While large input devices are too slow for this application and trimmed input devices are too expensive, perhaps it could be done with chopped inputs for the comparator and gm-cell. This system was ultimately put aside in favor of the much simpler method below.

### 3.3.3 Two Measure States

While the auto-zero method described in Chapter 3.3.2 contains some interesting ideas, it is complicated and expensive. The system above relies on very well-matched components, and the gm-cell, large auto-zero capacitor, 8-bit current DAC and $R_{a z}$ resistor network considerably increase the cost of the system. This chapter discusses a much simpler idea - removing the analog auto-zero system entirely and simply having two Measure States. The first Measure State measures $v_{i n-}$, the second Measure State measures $v_{\text {int }}$, and the two digital values are simply subtracted from each other to obtain the final result. An additional $\approx \frac{v_{\text {ref }}}{2 R_{\text {ref }}}$ current is added to the summing node to cancel out the average current through $R_{\text {ref }}$, thus biasing the range of acceptable input voltages around $v_{\text {summingnode }}$.

Figure 3-16 shows how this might be done. The switch $S_{\text {res }}$ has been added to connect the Input Buffer to $v_{\text {ref }}$ during AZ2 and the Residue State.The sequence of steps for pseudo-differential measurement is now as follows:

1. AZ 2 , to set $v_{i n t}$ to the comparator threshold.
2. Measure State on $v_{\text {in- }}$, to measure the output down to a 12 LSB resolution.
3. Residue State on $v_{i n-}$, to measure the $\bmod 12$ residue of the output and provide


Figure 3-16: Landsburg ADC with latching comparator and without auto-zero loop unit clock resolution.
4. AZ2, to set $v_{i n t}$ to the comparator threshold.
5. Measure State on $v_{i n+}$, to measure the output down to a 12 LSB resolution.
6. Residue State on $v_{i n+}$, to measure the mod 12 residue of the output and provide unit clock resolution.
7. The digital output from the $v_{i n-}$ measurement is subtracted from that of the $v_{i n+}$ measurement, resulting in a differential measurement.

As the two Measure States each take 0.1s and dominate the conversion time, the entire conversion takes about 0.2 s , resulting in a 5 Samples $/ \mathrm{s}$ sampling rate. If measurements are being taken continuously, the output can be updated at the end of every Measure State (using the most recent measurements of $v_{i n-}$ and $v_{i n+}$ ) to give a sampling rate of 10 Samples/s.

There are two main disadvantages which this method. The first is an increase in noise. As the final output is derived from two digital-to-analog conversions instead of one, the noise of two conversions will appear at the output. On the other hand, this is offset by the removal of the current DAC and the auto-zero buffer \& resistors, all of which are significant noise sources.

The second disadvantage is a reduction of $v_{i n+}$ input range. With the auto-zero


Figure 3-17: $v_{i n-}$ and $v_{\text {in+ }}$ input ranges, with (a) \& without (b) auto-zero feedback loop
feedback loop, the acceptable range of voltages for $v_{i n+}$ is centered around the value of $v_{i n-}$ which was measured during AZ1. This is shown for two sets of possible $v_{i n-}$ and $v_{i n+}$ in Figure 3-17a. $v_{i n-1}$ is close to the top of the $v_{i n-}$ input range, and the $v_{\text {in+ }}$ range is centered around $v_{i n-1}$, so $v_{i n+1}$ can be at an even higher voltage. Similarly, $v_{i n-2}$ is close to the bottom of the $v_{\text {in- }}$ input range, and the $v_{\text {in+ }}$ range is centered around $v_{i n-2}$, so $v_{i n+2}$ can be at an even lower voltage.

Without the auto-zero feedback loop, the $v_{i n+}$ input range is no longer centered around $v_{i n-}$. As shown in Figure $3-17 \mathrm{~b}$, both $v_{i n-}$ and $v_{i n+}$ must fall within the same range of voltages, resulting in an overall decrease in the input range of the ADC.

On the upside, the removal of the auto-zero feedback loop greatly decreases the cost of the Landsburg ADC, reducing its active circuitry to two buffers, a comparator and one high-speed amplifier. Only a single moderately-large capacitor (the 50pF integrating capacitor) remains. Excluding the input buffer (which is applicationspecific and beyond the scope of this thesis), the estimated die area of the ADC is under $300 \mathrm{mils}^{2}$. With the removal of the auto-zero feedback loop, the final design resembles Figure 3-16.

### 3.4 Regenerative, Latched Comparator

It is necessary for the comparator output to settle well within the duration of one clock cycle. As the modified Landsburg ADC requires a 3.6 MHz clock, the comparator output must settle in much less than $\frac{1}{3.6 \mathrm{MHz}}=278 \mathrm{~ns}$. This settling time is far too short for a continuous-time comparator with a current budget of under $30 \mu \mathrm{~A}$. As a result, a regenerative latched comparator is used, with an output which settles within a few nanoseconds when the latch signal goes high. The rest of this section discusses the details of latch timing.


Figure 3-18: Comparator latch timing, with decision being made on the 4th clock1 rising edge

Suppose that a comparator-based decision must be made on the positive edge of a specific clock cycle. Just before this decision, the comparator latch must be lifted, and the comparator output sampled, so that a low-latency comparator output is available. Figure 3-18 illustrates a suitable timing scheme which uses a 2-phase non-overlapping clock.

If a comparator-based decision is made at the beginning of every clock cycle, as in AZ2 and the Residue State, the 'latch' pattern in Figure 3-18 will repeat every
clock cycle. During the Measure State, however, it will only repeat every $m$ clock cycles. Recall the shape of the $m$-clock sequences from Figure $3-1$; the first $n$ pulses are always high, the last $n$ pulses are always low, and the middle ( $m-2 n$ ) pulses are dependent on the comparator. In order to minimize latency, it is best to latch the comparator just before the 'high' and 'low' sequences deviate. In other words, during each $m$-clock sequence in the Measure State, the comparator is latched so that the decision can be made on the rising edge of the $n$th clock cycle of the sequence.

### 3.5 Digital Logic Tweaks

Since the introduction of the original Landsburg ADC, the cost of digital logic has fallen tremendously, justifying the use of more complicated digital controls. This chapter introduces a few changes to the digital control logic of the Landsburg ADC.

### 3.5.1 Residue-State Truncation

Recall the Residue State method discussed in Chapter 2.2.2. As mentioned previously, the up-integration is always performed before the down-integration to ensure that the output is always measured on the up-to-down comparator transition, which eliminates the effects of comparator hysteresis.

The generalized bounds on the residual charge, $Q_{\text {res }}$ on the integrating capacitor are in the range of $-(m-2 n)$ to $+(m-2 n)$ clock cycles of charge. It can be assumed that $v_{\text {int }}$ will be above the comparator threshold if you up-integrate for more than ( $m-2 n$ ) clock cycles. In other words, it is necessary for $n_{u p}$ to be greater than ( $m-2 n$ ). Similarly, $n_{\text {down,max }}$ must be greater than $\left(n_{u p}+m-2 n\right)$ clock cycles to ensure that the up-to-down comparator transition occurs.

This method is suboptimal because it increases the required output swing of the integrating amplifier. Recall from Chapter 3.1.2 that the integrator output can swing as high as $v_{r e f}+\frac{t_{\text {clock }}}{C_{\text {int }}} \frac{v_{\text {ref }}}{2 R_{\text {ref }}} 2(m-2 n)$ during the Measure State. If, at the beginning of the Residue State, $v_{i n t}$ travels upwards for a further $n_{u p}$ clock cycles, then the integrator will have to support an output swing as high as $v_{r e f}+\frac{t_{\text {clock }}}{C_{\text {int }}} \frac{v_{\text {ref }}}{2 R_{\text {ref }}} 2(m-2 n)+$


Figure 3-19: Lansdburg ADC residual charge measurement, original (dotted line) \& truncated (solid line)
$n_{u p} \frac{t_{\text {clock }}}{C_{\text {int }}} \frac{v_{\text {ref }}}{2 R_{\text {ref }}}$. Since $n_{u p}$ must be greater than $(m-2 n)$, this is a significant increase in required output swing. Figure 3-19 shows the original Landsburg design (dotted line) exhibiting this behavior.

This figure also shows the improved method, as a solid line; instead of upintegrating for a constant number of clock cycles (constant $n_{\text {up }}$ ), we truncate the up-integration and proceed to down-integration almost immediately (in this design, 4 clock cycles) after $v_{\text {int }}$ exceeds the comparator threshold. This minimizes the required increase in integrator output swing. The overall gain is equation is still:

$$
v_{\text {in }}=v_{\text {ref }} \frac{R_{\text {in }}}{2 R_{\text {ref }}}\left(\frac{14\left(2 N_{\text {low }}-N_{\text {integration }}\right)+n_{\text {down }}-n_{u p}}{16 N_{\text {integration }}}\right)
$$

However, $n_{u p}$ is no longer a constant value. It is simply as many up-integration clock cycles as is required for $v_{\text {int }}$ to travel above the comparator threshold.

### 3.5.2 Overrange \& Underrange Detection

The modified Landsburg ADC has separate mechanisms for detect overrange and underrange conditions during the Measure State and Residue State. During the Measure State, every $m$-clock sequence causes a change in output code, $d_{\text {out }}$, of $\pm(m-$ $2 n$ ). A 21 -bit signed accumulator is reset at the beginning of the Measure State and used to keep a running count of these increments. If the accumulator value significantly exceeds ( $2^{R-1}+m-2 n$ ) for an R-bit conversion, the underrange flag is raised. Similarly, the overrange flag is raised if the accumulator value falls far beneath $-\left(2^{R-1}+m-2 n\right)$. Some safety margin is implied (the flags are raised only if the accumulator strays far outside these bounds) to make space for the input offset of the ADC.

The second overrange/underrange mechanism takes place during the Residue State. If $v_{i n}$ is within range, the residual charge, $Q_{\text {res }}$ on the integrating capacitor should be in the range of $-(m-2 n)$ to $+(m-2 n)$ clock cycles of charge. It can be assumed that $v_{\text {int }}$ will be above the comparator threshold if you up-integrate for more than $(m-2 n)$ clock cycles. If $v_{i n t}$ is still not above the comparator threshold after an up-integration of significantly more than $(m-2 n)$ clock cycles, the overrange flag is raised. Similarly, if $v_{\text {int }}$ is still not below the comparator threshold after much more than ( $n_{u p}+m-2 n$ ) clock cycles, the underrange flag is raised.

## Chapter 4

## Circuit Design of the Modified

## Landsburg ADC



Figure 4-1: Final version of Modified Landsburg ADC with labelled blocks
This chapter describes the transistor-level circuit design of the various analog blocks in the Landsburg ADC. Except for the input buffer ${ }^{1}$, all analog blocks are described down to transistor-level detail. Each block has been verified in simulation, across operating temperature range and $\pm 3 \sigma$ device variation. Table 4.1 shows the

[^3]allocation of power \& area to each block.
Table 4.1: Power \& Area Budget of Circuit Blocks in Landsburg ADC

| Circuit Block | Power Budget $(\mu \mathrm{W})$ | Area Budget $\left(\mathrm{mils}^{2}\right)$ |
| :---: | :---: | :---: |
| 8-Bit Current DAC (removed) | 200 | 100 |
| Auto-Zero Buffer (removed) | 125 | 25 |
| Low-Leakage Switch $S_{a z}$ (removed) | - | 1 |
| Input Buffer | TBD | TBD |
| Input Resistor | - | 4 |
| Up/Down Current Source | 325 | 35 |
| Integrating Amplifier | 600 | 25 |
| Integrating Capacitor | - | 100 |
| Comparator | 125 | 8 |
| Digital Logic | 250 | 50 |
| TOTAL (minus Input Buffer) | 1500 | 222 |

As with most designs which operate over long time-scales, we must pay attention to simulation efficiency to minimize simulation time. Each transistor-level block implementation is built in parallel with a fast-simulating block model, built from analog primitives and Verilog-AMS. As elaborated in [12], much time can be saved by simulating the full system with just one transistor-level block at a time, using simplified models for the other blocks. If certain blocks are likely to interact in a problematic way, their transistor-level implementations are tested together. Time-consuming, all-transistor-level simulations are reserved for the final verification process.

### 4.1 Input Switch Network

The input switch network is the implementation of switches $S_{i n}$ and $S_{r e s}$ which allows us to connect the input buffer to $v_{i n+}, v_{i n-}$ or $v_{r e f}$, as shown in Figure 4-1. It is controlled by two logic signals, input_switch and residue_switch, in the manner described in Table 4.2:

While Figure 4-1 draws $S_{i n}$ and $S_{\text {res }}$ as a pair of SPDT switches in series, it is not ideal to have two switch on-resistances in series with the input buffer. Hence the input switch network is actually implemented as a single-pole, triple-throw switch, built from three transmission gates which are controlled with break-before-make logic.

Table 4.2: Truth Table for Input Switch Network

| residue_switch | input_switch | Input buffer connected to |
| :---: | :---: | :---: |
| Low | Low | $v_{i n-}$ |
| Low | High | $v_{i n+}$ |
| High | Low | $v_{\text {ref }}$ |
| High | High | $v_{\text {ref }}$ |

Transmission gates are used to ensure low switch on-resistance for a wide range of input voltages.

### 4.1.1 Transmission Gate Design



Figure 4-2: Transmission Gate design: transistor-level (a) \& symbol (b)

The required on-resistance of each transmission gate can be approximated based on the input capacitance of the input buffer. Let's assume an upper bound of 1 pF on this capacitance, $C_{\text {in,inputbuffer }} \leq 1 \mathrm{pF}$. Within one clock cycle, we need the input voltage to converge to 19 -bit accuracy, which is equivalent to 14 time constants. With a 3.6 MHz clock:

$$
\begin{gathered}
t_{\text {clock }}=\frac{1}{f_{\text {clock }}} \approx 280 \mathrm{~ns} \\
\frac{t_{\text {clock }}}{14} \approx 20 \mathrm{~ns} \geq R_{\text {on,switch }} C_{\text {in, }, \text { inputtouffer }}
\end{gathered}
$$

If $C_{\text {in,inputbuffer }} \leq 1 \mathrm{pF}$ then $R_{\text {on,switch }} \leq 20 k \Omega$.
Figure 4-2 shows the design of one transmission gate, where the transistors have been sized to achieve a switch on-resistance of $<2 k \Omega$ across the input range. This
is well within the calculated $\leq 20 k \Omega$ bounds. Figure 4-3 shows the transmission gate on-resistance over a -1.25 V to 1.75 V switch voltage range. This is the worst-case resistance as 3 V is the minimum supply voltage, with $v_{r e f}=1.25 \mathrm{~V}$, providing the least overdrive voltage for the switches.


Figure 4-3: Transmission gate resistance over -1.25 V to 1.75 V range

### 4.1.2 3-Way Break-Before-Make Logic



Figure 4-4: Arrangement of transmission gates in input switch network

The set of 3 transmission gates is arranged as in Figure 4-4 and controlled with logic signals on + , on $+_{-} b a r$, on-, on_-bar, onref and onref_bar. These signals are controlled by break-before-make logic which ensures that only one transmission gate is on at a time. This prevents $v_{i n+}, v_{i n-}$ and $v_{r e f}$ from being connected together. The
break-before-make logic takes residue_switch and input_switch as inputs and is shown in Figure 4-5.


Figure 4-5: 3-Way Break-Before-Make logic: gate control (a) \& break-detection (b)

Signals safe_-bar, safe__bar and saferef indicate when it is safe to turn on the $v_{\text {in- }}, v_{\text {in }+}$ and $v_{r e f}$ transmission gates respectively. These signals are generated by the break-detection logic in Figure 4-5b. The gate control logic in Figure 4-5a moves the appropriate gates when it is safe to do so. Figure 4-6 shows this system in action when transitioning from $v_{i n+}$ to $v_{i n-}$ with a 3 V power supply. The typical switching time from one transmission gate to another is 2-3 nanoseconds.

### 4.2 Input Buffer

While a transistor-level design of the input buffer is beyond the scope of this thesis, this section will describe how characteristics of the input buffer can affect the overall performance of the ADC.


Figure 4-6: Break-before-make input transition from $v_{i n+}$ to $v_{i n-}$

### 4.2.1 Input Properties

It is necessary for the input buffer to have high-impedance inputs. This is because it is preceded by the input switch network, described in Chapter 4.1, which places transmission gates in series with the front of the input buffer. These transmission gates have a non-linear, inconsistent on-resistance of up to $2 k \Omega$ which forms a voltage divider with the input buffer's input. In order to prevent this inconsistent transmission gate resistance from distorting the output of the input buffer (and hence the ADC output), the input buffer must have an input impedance high enough to ignore the transmission gate on-resistance on a 19-bit level. In other words:

$$
Z_{\text {input }}>2 k \Omega \cdot 2^{19} \approx 1 G \Omega
$$

This high impedance implies a need for MOS input devices, which carry the penalty of high $\frac{1}{f}$ noise. Since the Landsburg ADC is meant for measuring high-resolution, near-DC signals, the input buffer should have a chopped architecture to mitigate the $\frac{1}{f}$ noise of the input devices.

### 4.2.2 Gain \& Nonlinearity

Any nonlinearity exhibited by the input buffer throughout its input range directly appears as a nonlinearity at the output of the ADC. The input buffer is a high-gain amplifier in unity gain feedback. As such, nonlinearity can be pushed below the 19 -bit level as long as there is sufficient open-loop gain. Consider an amplifier with an open-loop voltage gain of $A_{v}$, placed in unity gain feedback. The input-output transfer function:

$$
\frac{v_{i n}}{v_{\text {out }}}=\frac{A_{v}}{1+A_{v}}=1-\frac{1}{1+A_{v}}
$$

where the second term, $-\frac{1}{1+A_{v}}$, represents the deviation from ideal unity-gain behavior. Constraining this term to $\frac{1}{2}$ LSB of the ideal unity gain:

$$
\begin{aligned}
& \left|-\frac{1}{1+A_{v}}\right|<\frac{1}{2} \cdot 2^{-19} \\
& A_{v}>2 \cdot 2^{19}-1 \approx 10^{6}
\end{aligned}
$$

In other words, as long as the open-loop gain of the input buffer is consistently above $10^{6}(120 \mathrm{~dB})$ throughout the input voltage range, non-linearity should be pushed below the $\frac{1}{2}$ LSB level. It is worth noting that this gain must be achieved while the input buffer is driving $R_{i n}$, which in this design is $350 \mathrm{k} \Omega$. In order to maintain high gain while driving this load, the input buffer requires a low-impedance output stage.

### 4.2.3 Bandwidth \& Slew Rate

Figure 4-7 shows the current through $R_{i n}$ during one instance of Measure State followed by Residue State. As the input buffer must move sharply from one near-DC voltage to another, it is assumed that slew rate effects dominate the transition time, and the transitions can be approximated as linear ramps. At the beginning of the Measure State, the input buffer's output voltage must slew from $v_{\text {ref }}$ to $v_{i n+}$, causing $i_{i n}$ (the current through $R_{i n}$ ) to ramp up to $\frac{v_{\text {in }+}-v_{\text {ref }}}{R_{\text {in }}}$. At the end of the Measure State, $i_{\text {in }}$ ramps back down. In the ideal case, with infinite slew rate, the total integrated charge from $v_{\text {in+ }}$ should be $\frac{v_{\text {in }+}-v_{\text {ref }}}{R_{\text {in }}} t_{\text {meas }}$, where $t_{\text {meas }}$ is the duration of the


Figure 4-7: Input buffer slewing behavior during one instance of Measure State \& Residue State

Measure State. Due to the finite slew rate, the actual integrated charge from $v_{\text {in+ }}$ is:

$$
Q_{\text {total }}=\frac{v_{i n+}-v_{\text {ref }}}{R_{\text {in }}} t_{\text {meas }}+Q_{\text {gained }}-Q_{\text {lost }}
$$

If $Q_{\text {lost }}=Q_{\text {gained }}$, then $Q_{\text {total }}=\frac{v_{\text {in }}-v_{\text {ref }}}{R_{\text {in }}} t_{\text {meas }}$ which is ideal. This is equivalent to saying that the $Q_{\text {gained }}$ triangle will fill in the $Q_{\text {lost }}$ triangle if they have equal area. This occurs when the upwards and downwards slew rates slewrate $_{u p}>0$ and slewrate $_{\text {down }}<0$ ) are of equal magnitude. If these slew rates are not of equal magnitude, $Q_{\text {gained }}-Q_{\text {lost }}$ is a non-zero value which introduces second-order distortion. It can be shown that the distortion from this effect, in LSBs, is:

$$
I N L_{\text {slewrate }}=\frac{2^{R}}{12} \frac{F S}{t_{\text {meas }}}\left(\frac{1}{\text { slewrate }_{u p}}+\frac{1}{\text { slewrate }_{\text {down }}}\right)
$$

where $R=19$ is the resolution of the ADC and $F S=v_{i n, \text { max }}-v_{i n, \text { min }}$ is the full-scale voltage. As mentioned above, if slewrate up $=-$ slewrate $_{\text {down }}$, then $Q_{\text {gained }}=Q_{\text {lost }}$ and slew-rate distortion is zero. Hence the up \& down slew rate of the input buffer must be fast enough or match well enough to push this distortion to sub-LSB levels.

Figure 4-7 shows one more criteria for the slew rate of the input buffer. It must be fast enough so that, during the Residue State, the input current can slew back to zero
before the final up-to-down comparator transition. In order to reduce the required slew rate, this time can be extended by having the up-down current source perform a net-zero-charge pattern (such as the $50 \%$ duty cycle pattern in Figure 2-8) while waiting for the input buffer to finish slewing.

### 4.3 Up/Down Current Source



Figure 4-8: Block-level diagram of up/down current source

The up/down current source performs two functions. Depending on whether the ADC is integrating up or down (indicated by the logic signal updown_in), it either sinks or sources a current of $\frac{v_{r e f}}{2 R_{r e f}}$ from the integrator summing node. It also generates the bias voltage for the integrating amplifier's positive input pin, to perform the switch resistance compensation described in Chapter 3.2.1. Figure $4-8$ is a block-level diagram of the up/down current source. It consists of several switches, a $v_{r e f}$ buffer, two loosely-matched resistors ( $R_{r e f}$ and $R_{r e f 2}$ only require matching to $<3 \%$ ) and a pair of current sources which are proportional to $v_{\text {ref }}$.

Figure 4-9 is a transistor-level diagram of the $v_{r e f}$ buffer, current sources and bias cell. The bias cell places a voltage of $\approx v_{\text {ref }}$ across the $200 k \Omega$ resistor, generating a current proportional to $v_{r e f}$. This circuit includes an nFET as a 'turn-on device' to


Figure 4-9: Schematic of biasing cell, $v_{\text {ref }}$ buffer, dummy switch and $\frac{v_{r e f}}{2 R_{r e f}}$ current source in the up/down current source
push it out of the zero-current state during turn-on. This bias current is mirrored to produce the proportional-to- $v_{r e f}$ currents in Figure 4-8. The $v_{r e f}$ buffer is built from a simple source follower. The proportional-to- $v_{r e f}$ current biasing cell, $v_{r e f}$ buffer and dummy switch each sink a current of $\frac{v_{\text {ref }}}{R_{\text {ref }}}$ into $v_{r e f}$. The $67 k \Omega \approx \frac{v_{\text {ref }}}{3 R_{r e f}}$ resistor drains this current from $v_{\text {ref }}$ to minimize loading on the $v_{r e f}$ source.


Figure 4-10: Schematic of break-before-make logic (a) and switches (b) in the up/down current source

Figure 4-10b shows the implementation of the $S_{u d}$ switches as nFETs. Break-before-make logic is used to control these switches, as shown in Figure 4-10a. This is to ensure that the summing node is never accidentally connected to the $v_{r e f}$ buffer, which would modify the integrated charge and affect ADC linearity. This circuit is essentially a few switches connected to two resistors, where the voltage across the resistors barely changes ( $R_{\text {ref }}$ always has $\approx v_{\text {ref }}$ across it). The switching time is thus constrained to the speed of the break-before-make logic, which is $<3 n s$ across case and temp.

The current draw of the up/down current source is about $5 \frac{v_{\text {ref }}}{R_{\text {ref }}}$, where $R_{\text {ref }}=$ $200 k \Omega$. With $v_{d d}=5 \mathrm{~V}$ and $v_{r e f}=2.5 \mathrm{~V}$, power consumption is about $320 \mu \mathrm{~W}$. With $v_{d d}=3 \mathrm{~V}$ and $v_{\text {ref }}=1.25 \mathrm{~V}$, this decreases to $95 \mu \mathrm{~W}$.

### 4.4 Integrating Amplifier

Figure 4-11 shows the transistor-level design of the integrating amplifier. On account of needing both high gain ( $>120 \mathrm{~dB}$ ) and bandwidth ( $>25 \mathrm{MHz}$ ), this is the most


Figure 4-11: Schematic of integrating amplifier

Table 4.3: Simulated nominal specifications of integrating amplifier

| Specification | $v_{d d}=5 \mathrm{~V}, v_{r e f}=2.5 \mathrm{~V}$ | $v_{d d}=3 \mathrm{~V}, v_{r e f}=1.25 \mathrm{~V}$ |
| :---: | :---: | :---: |
| Gain-Bandwidth Product | 33 MHz | 32.5 MHz |
| Phase Margin | $64^{\circ}$ | $64^{\circ}$ |
| Gain Margin | 12.2 dB | 11.9 dB |
| DC Gain | 123 dB | 122.2 dB |
| Power Consumption | $620 \mu \mathrm{~W}$ | $370 \mu \mathrm{~W}$ |

power-hungry block in the ADC. Table 4.3 shows its nominal specifications at the upper and lower limits of its operating voltage. These specs are achieved with a twostage Miller-compensated design. A folded cascode first-stage is used to speed up the pFET input devices by providing more $v_{s d}$. A buffered common-emitter second-stage is used to maximize output swing. The $>120 \mathrm{~dB}$ gain requirement necessitates that NPN transistors be used instead of $n$ FETs, to make use of their superior transconductance and output resistance.

As covered in Chapter 3.2, the settling time of this amplifier is the main bottleneck on the speed and resolution of the ADC. Assuming completely linear behavior, the following approximation can be made about the required bandwidth of this amplifier. We need this amplifier's output to settle to $<0.5 \mathrm{LSB}$ ( $<1 \mathrm{ppm}$ at 19 -bits) within $n$


Figure 4-12: Simulated nominal frequency response of integrating amplifier, with $v_{d d}=3 \mathrm{~V}, v_{r e f}=1.25 \mathrm{~V}$
clock cycles (as in Chapter 3.1.2). It takes about 14 time constants to settle to $<1 \mathrm{ppm}$, so the length of one time constant, $\tau$, is:

$$
\tau<\frac{n t_{\text {clock }}}{14}
$$

Hence with $t_{c l o c k}=\frac{1}{3.6 \mathrm{MHz}}$ and $n=2$, the required bandwidth of the integrating amplifier must exceed $\frac{1}{2 \pi \tau} \approx 4 \mathrm{MHz}$. This math assumes linear behavior, however, which is not realistic. In simulations with the architecture in Figure 4-11, a minimum bandwidth of 25 MHz was found necessary to push INL below 1 LSB . The amplifier is designed to meet this requirement across case and temp. Figure $4-12$ shows the nominal loop gain of the integrating amplifier at the lower limit of its operating voltage. Figure 4-13 shows the settling behavior of the integrator output when the integrated current switches between $\pm \frac{v_{r e f}}{2 R_{\text {ref }}}$ every 560 ns (two clock cycles).

During testing with one transistor-level block (and the others represented with fast-simulating models), the integrating amplifier was the only block to cause discernible distortion above the quantization noise. The design shown here causes $\pm 1$ LSB of 2nd-order distortion, due to limited bandwidth constrained by the power budget.


Figure 4-13: Simulated settling behavior of integrating amplifier with $v_{d d}=3 \mathrm{~V}$, $v_{\text {ref }}=1.25 \mathrm{~V}: v_{\text {int }}$ (upper) and $\frac{d}{d t} v_{\text {int }}$ (lower)

### 4.5 Latching Comparator



Figure 4-14: Schematic of latching comparator

Figure 4-14 shows the transistor-level design of the latching comparator. The main comparator components are the voltage-to-current converter and the latching cell. The input-referenced noise and offset voltage of these two components are attenuated by a high-speed preamplifier with a gain of 3 . The 50fF capacitor across the latching cell outputs helps attenuate high-frequency noise. The output signals of the latching
cell are each buffered by three inverters before they reach the main ADC logic. This is done to present each output of the latching cell with a balanced capacitive load.


Figure 4-15: Simulation of comparator response to $\pm 0.5 \mathrm{mV}$ overdrive, with $v_{d d}=3 V$ $v_{\text {ref }}=1.25 \mathrm{~V}$ : latch signal (upper), comparator output (middle) $\&$ differential input signal (lower)

Figure 4-15 shows the latching behavior of the comparator. The comparator output latches on the positive edge of the set_latch signal. When set_latch is low, the comparator output defaults to logic low. As shown in Figure 4-16, each transition takes $2-3 \mathrm{~ns}$, due to the regenerative action of the latched comparator. In between latch events, the current draw of the comparator is about $20 \mu \mathrm{~A}$. Each latching event draws an additional 20 pC of charge from the power supply. The ADC spends almost all of its time in the Measure State, during which the comparator is latched every 16 clock cycles. This results in $\frac{3.6 \mathrm{MHz}}{16}=225000$ latch transitions per second, producing an additional current draw of $225000 \cdot 20 \mathrm{pC} \approx 5 \mu \mathrm{~A}$, for a total current consumption of $25 \mu \mathrm{~A}$. This results in a power dissipation of as much as $125 \mu \mathrm{~W}$ when $v_{d d}=5 \mathrm{~V}$.

Figure 4-17 shows the input-referenced RMS noise of the comparator, integrated over frequency. This integrated noise levels out at $1.3 m V_{r m s}$. We can estimate a peak ${ }^{2}$ comparator noise voltage of $6 \times 1.3 m V_{r m s} \approx 8 m V$. As shown in Chapter 3.3.1,

[^4]

Figure 4-16: Simulation of comparator transition time, with $v_{d d}=3 V v_{r e f}=1.25 \mathrm{~V}$ : latch signal (upper) \& comparator output (lower)
the additional integrated charge from 1LSB of input voltage is:

$$
Q_{\text {int }, 1 L S B}=\frac{1}{2^{R-1}} \frac{v_{\text {ref }} t_{\text {meas }}}{2 R_{\text {ref }}} \frac{m-2 n}{m}
$$

Hence the difference in integrator output voltage (and hence comparator input voltage) caused by 1 LSB of ADC input voltage is:

$$
v_{i n t, 1 L S B}=\frac{1}{C_{\text {int }}} \frac{1}{2^{R-1}} \frac{v_{\text {ref }} t_{\text {meas }}}{2 R_{\text {ref }}} \frac{m-2 n}{m}
$$

Using $C_{\text {int }}=50 p F, m=16, n=2, R=19, R_{\text {ref }}=200 k \Omega$ and $t_{\text {meas }}=0.1 s$, we can quantify this $99.9 \%$ peak comparator noise in LSBs. With $v_{\text {ref }}=2.5 \mathrm{~V}, v_{\text {int }, 1 L S B} \approx$ $36 m V$, and the peak comparator noise is $\frac{8 m V}{36 m V} \approx 0.2 L S B s$ of $v_{i n}$. Similarly, with $v_{\text {ref }}=1.25 V, v_{\text {int }, 1 L S B} \approx 18 m V$, so the peak comparator noise is $\frac{8 m V}{18 m V} \approx 0.4 L S B s$ of $v_{i n}$.


Figure 4-17: Simulation of comparator RMS noise, integrated over frequency, with $v_{d d}=3 V v_{\text {ref }}=1.25 \mathrm{~V}$ : across 50 fF capacitor (left axis) \& referenced to comparator input (right axis)

## Chapter 5

## Noise Analysis



Figure 5-1: Block diagram of modified Landsburg ADC with noise sources
This chapter describes a means of calculating the total noise of the modified Landsburg ADC as a function of its internal noise sources. Figure $5-1$ shows these noise sources on the block diagram of the system. They are listed as follows:

1. Input-referenced input buffer voltage noise, $v_{n, \text { InAmp }}$
2. Input-referenced integrating amplifier voltage noise, $v_{n, \text { IntAmp }}$
3. Input-referenced comparator voltage noise, $v_{n, \text { Comp }}$
4. Input resistor current noise, $i_{n, \text { Rin }}$
5. Reference resistor current noise, $i_{n, \text { Rref }}$
6. $\frac{v_{\text {ref }}}{2 R_{\text {ref }}}$ current source current noise, $i_{n, c s 1}$
7. $\frac{v_{r e f}}{R_{r e f}}$ current source current noise, $i_{n, c s 2}$

The final decision of the ADC is made at the comparator, during the Residue State. In order to analyze how each noise source corrupts this decision, this chapter will reference each noise source to the input of the comparator. The comparator checks if $v_{\text {int }}$ is greater than $\left(v_{\text {ref }}+v_{n, C o m p}\right)$, where $v_{\text {int }}=v_{\text {ref }}+v_{\text {dummyswitch }}+v_{n, \text { IntAmp }}+v_{C_{\text {int }}}$, $v_{C_{i n t}}$ is the voltage across $C_{i n t}$ and $v_{\text {dummyswitch }}$ is the voltage across the dummy switch. This decision can be written as follows:

$$
\begin{aligned}
v_{r e f}+v_{\text {dummyswitch }}+v_{n, \text { IntAmp }}+v_{C_{i n t}} \stackrel{?}{>} v_{r e f}+v_{n, C o m p} \\
v_{\text {dummyswitch }}+v_{n, I n t A m p}+v_{C_{i n t}} \stackrel{?}{>} v_{n, C o m p}
\end{aligned}
$$

Ignoring the polarity of the noise sources:

$$
v_{C_{i n t}} \stackrel{?}{>} v_{n, C o m p}-v_{d u m m y s w i t c h}+v_{n, \text { IntAmp }}
$$

Assuming that the on-resistance of the dummy switch, $R_{\text {dummyswitch }} \ll R_{\text {ref2 } 2}$,

$$
v_{C_{i n t}} \stackrel{?}{>} v_{n, C o m p}-R_{d u m m y s w i t c h}\left(\frac{v_{r e f}}{R_{r e f}}+i_{n, c s 2}\right)+v_{n, \text { Int } A m p}
$$

The left and right hand side of this equation are the two ways in which the listed noise sources can distort the ADC output. On the left hand side, the integrating capacitor, $v_{C_{i n t}}$, samples the integrated current noise during the Measure State. On the right hand side, noise sources $v_{n, C o m p}, v_{n, \text { IntAmp }}$ and $i_{n, c s 2}$ are unaffected by the integration. The following two sections will handle these cases separately, and the third section combines them.

### 5.1 Integrated Noise Sources

The following table shows the current into the integrator summing node which is induced by each noise source.

Table 5.1: Integrator summing node currents induced by noise sources

| Noise Source | Induced Summing Node Current |
| :---: | :---: |
| $v_{n, \text { InAmp }}$ | $\frac{v_{n, \text { InAmp }}}{R_{\text {in }}}$ |
| $v_{n, \text { IntAmp }}$ | $\frac{v_{n, \text { IntAmp }}}{R_{\text {in }} \\| R_{\text {ref }}}$ |
| $v_{n, \text { Comp }}$ | - |
| $i_{n, \text { Rin }}$ | $i_{n, \text { Rin }}$ |
| $i_{n, \text { Rref }}$ | $i_{n, \text { Rref }}$ |
| $i_{n, \text { cs } 1}$ | $i_{n, \text { s } 1}$ |
| $i_{n, \text { cs } 2}$ | $\frac{R_{\text {dummyswitch }}}{R_{\text {in }} \\| R_{\text {ref }}} i_{n, \text { cs } 2}$ |

We can now define the total integrated noise current, $i_{n, \text { Lint }}$ :
$i_{n, \text { Гint }}=\frac{1}{R_{i n}} v_{n, \text { InAmp }}+\frac{1}{R_{i n} \| R_{\text {ref }}} v_{n, \text { IntAmp }}+i_{n, \text { Rin }}+i_{n, \text { Rref }}+i_{n, c s 1}+\frac{R_{\text {dummyswitch }}}{R_{\text {in }} \| R_{\text {ref }}} i_{n, c s 2}$
Finding the noise power:

$$
\begin{aligned}
i_{n, \text { Iint }}^{2}(f) & =\frac{1}{R_{i n}^{2}} v_{n, \text { InAmp }}^{2}(f)+\left(\frac{1}{R_{i n} \| R_{\text {ref }}}\right)^{2} v_{n, \text { IntAmp }}^{2}(f)+i_{n, \text { Rin }}^{2}(f) \\
& +i_{n, \text { Rref }}^{2}(f)+i_{n, c s 1}^{2}(f)+\left(\frac{R_{\text {dummyswitch }}}{R_{\text {in }} \| R_{r e f}}\right)^{2} i_{n, c s 2}^{2}(f)
\end{aligned}
$$

The next step is to establish the relationship between this integrated current noise, $i_{n, \text { Lint }}^{2}$, and the sampled voltage noise across $C_{i n t}$ after integrating for 0.1 seconds (the duration of the Measure State). To do this, we must understand the frequency response of an integration of 0.1 seconds. Consider the frequency-domain transfer function of integrated current $\left(i_{\text {int }}\right)$ to integrating capacitor voltage ( $v_{C_{\text {int }}}$ ), integrated from $-\infty$ to $t$ :

$$
v_{C_{i n t}}=\frac{1}{C_{i n t}} \int_{-\infty}^{t} i_{i n t} d t^{\prime}
$$

$$
\frac{v_{C_{i n t}}(s)}{i_{i n t}(s)}=\frac{1}{s C_{i n t}}
$$

If we only integrate from $\left(t-t_{\text {meas }}\right)$ to $t$, where $t_{\text {meas }}=0.1 \mathrm{~s}$ is the duration of the Measure State:

$$
\begin{gathered}
v_{C_{\text {int }}}=\frac{1}{C_{i n t}} \int_{t-t_{\text {meas }}}^{t} i_{i n t} d t^{\prime}=\frac{1}{C_{i n t}} \int_{-\infty}^{t} i_{i n t} d t^{\prime}-\frac{1}{C_{i n t}} \int_{-\infty}^{t-t_{\text {meas }}} i_{i n t} d t^{\prime} \\
\frac{v_{C_{i n t}}(s)}{i_{\text {int }}(s)}=\frac{1}{s C_{\text {int }}}-\frac{1}{s C_{i n t}} e^{-s t_{\text {meas }}}=e^{-\frac{1}{2} s t_{\text {meas }}} \frac{1}{C_{i n t}}\left(\frac{e^{\frac{1}{2} s t_{\text {meas }}}-e^{-\frac{1}{2} s t_{\text {meas }}}}{s}\right) \\
\frac{v_{C_{\text {int }}}(s)}{i_{\text {int }}(s)}=e^{-\frac{1}{2} s t_{\text {meas }}} \frac{2}{C_{i n t}} \frac{\sin \left(\frac{1}{2} \omega t_{\text {meas }}\right)}{s}
\end{gathered}
$$

This resembles a phase-shifted sinc function, which makes sense as a time-windowed integration is equivalent to a time-convolution with a square pulse. Taking the magnitude of this function:

$$
\begin{gathered}
\left|\frac{v_{C_{\text {int }}}(s)}{i_{\text {int }}(s)}\right|=\left|e^{-\frac{1}{2} s t_{\text {meas }}}\right| \frac{2}{C_{\text {int }}}\left|\frac{\sin \left(\frac{1}{2} \omega t_{\text {meas }}\right)}{s}\right| \\
\left|\frac{v_{C_{\text {int }}}(f)}{i_{\text {int }}(f)}\right|=\frac{1}{\pi f C_{\text {int }}}\left|\sin \left(\pi f t_{\text {meas }}\right)\right|
\end{gathered}
$$

This magnitude function is plotted in Figure 5-2. As is expected of a 0.1s integration, nulls appear in the magnitude response at intervals of 10 Hz . The nulls at 50 Hz and 60 Hz indicate the ADC's rejection of power-line frequencies. The averaging effects of the integrator also attenuate high-frequencies with a first-order roll-off. We can now calculate the sampled voltage noise across the integrating capacitor at the end of the Measure State, $v_{n, C_{i n t}}$ :

$$
v_{n, C_{i n t}}(f)=e^{-j \pi f t_{\text {meas }}} \frac{1}{C_{i n t}} \frac{\sin \left(\pi f t_{\text {meas }}\right)}{j \pi f} i_{n, \Sigma i n t}(f)
$$

Finding the noise power of $v_{n, C_{i n t}}$ :

$$
v_{n, C_{i n t}}^{2}(f)=\frac{1}{C_{i n t}^{2}} \frac{\sin \left(\pi f t_{\text {meas }}\right)^{2}}{\pi^{2} f^{2}} i_{n, \Sigma i n t}^{2}(f)
$$



Figure 5-2: Log-log magnitude plot of $\frac{v_{C_{\text {int }}}(s)}{i_{\text {int }}(s)}$ transfer function with 0.1 s integration time

$$
\begin{gathered}
v_{n, C_{\text {int }}}^{2}(f)=\frac{1}{C_{\text {int }}^{2}} \frac{\sin \left(\pi f t_{\text {meas }}\right)^{2}}{\pi^{2} f^{2}}\left[\frac{1}{R_{\text {in }}^{2}} v_{n, \text { InAmp }}^{2}(f)+\left(\frac{1}{R_{\text {in }} \| R_{\text {ref }}}\right)^{2} v_{n, \text { IntAmp }}^{2}(f)\right. \\
\left.+i_{n, \text { Rin }}^{2}(f)+i_{n, \text { Rref }}^{2}(f)+i_{n, c s 1}^{2}(f)+\left(\frac{R_{\text {dummyswitch }}}{R_{\text {in }} \| R_{\text {ref }}}\right)^{2} i_{n, c s 2}^{2}(f)\right]
\end{gathered}
$$

### 5.2 Non-integrated Noise Sources

While Chapter 5.1 covered the sampled voltage noise across the integrating capacitor, this section will discuss the noise sources which are not attenuated by the Measure State integration. One side of the voltage across the integrating capacitor, $v_{C_{\text {int }}}$, rides on top of the summing node voltage. During comparator decisions, the other side of $v_{C_{\text {int }}}$ is compared against the comparator threshold. The non-integrated noise sources affect the comparator decision by either affecting the comparator threshold voltage or the summing node voltage. The former is the input-referenced comparator noise, $v_{n, \text { comp }}$, and the latter are $v_{n, \text { IntAmp }}$ and $i_{n, c s 2} . v_{n, \text { IntAmp }}$ and $i_{n, c s 2}$ perturb the positive input of the integrating amplifier, and the summing node voltage tracks this
perturbation due to the negative feedback of the integrating amplifier. As such, these noise sources are band-limited by the finite bandwidth of the integrating amplifier. Calculating the noise power of the total nonintegrated noise, $v_{n, \text { nonInt }}(f)$ :
$v_{n, \text { nonInt }}^{2}(f)=v_{n, \text { comp }}^{2}(f)+\frac{1}{1+\left(f / G B W_{\text {IntAmp }}\right)^{2}}\left(v_{n, \text { IntAmp }}^{2}(f)+R_{\text {dummyswitch }}^{2} i_{n, c s 2}^{2}(f)\right)$
where $G B W_{\text {IntAmp }}$ is the gain-bandwidth product of the integrating amplifier, and we are assuming that $R_{\text {dummyswitch }} \ll R_{\text {ref } 2}$. This is a conservative approximation as the integrating amplifier's limited bandwidth will band-limit $v_{n, \text { IntAmp }}$ and $i_{n, c s 2}$ more aggressively than the first-order slope in the equation.

### 5.3 Normalized Total Noise

As established in Chapter 3.3.3, the auto-zero mechanism of the modified Landsburg ADC requires that every conversion be based on two sets of Measure State and Residue State. As such, each conversion will have the noise of two sets of Measure State and Residue State. Calculating the noise power of one conversion, referenced at the input of the comparator, $v_{n, \text { conversion }}$ :

$$
\begin{gathered}
v_{n, \text { conversion }}^{2}(f)=\left[v_{n, C_{i n t}}^{2}(f)+v_{n, \text { nonInt }}^{2}(f)\right]_{v_{i n+}}+\left[v_{n, C_{i n t}}^{2}(f)+v_{n, n o n I n t}^{2}(f)\right]_{v_{i n-}} \\
v_{n, \text { conversion }}^{2}(f)=2 v_{n, C_{i n t}}^{2}(f)+2 v_{n, n o n I n t}^{2}(f)
\end{gathered}
$$

Figure $5-3$ shows $v_{n, \text { conversion }}^{2}(f)$ over frequency, based on simulated noise data from individual blocks. We can square root the area under the graph to estimate the RMS noise of the full conversion. Integrating from 2 Hz to 2 GHz :

$$
\begin{gathered}
v_{n, \text { conversion,rms }}^{2}=\int_{2 H z}^{2 G H z} v_{n, \text { conversion }}^{2}(f) d f^{\prime}=0.0118 \mathrm{~V}^{2} \\
v_{n, \text { conversion,rms }}=0.109 \mathrm{~V}
\end{gathered}
$$

As described in Chapter 4.5, a 1LSB change in ADC input voltage produces a


Figure 5-3: Log-log magnitude plot of total ADC noise power at comparator input, $v_{n, \text { conversion }}^{2}(f)$ over frequency
change of $v_{\text {int }, 1 L S B}$ in integrator output voltage, which can be used to normalize this noise to input LSBs:

$$
v_{\text {int }, 1 L S B}=\frac{1}{C_{\text {int }}} \frac{1}{2^{R-1}} \frac{v_{\text {ref }} t_{\text {meas }}}{2 R_{\text {ref }}} \frac{m-2 n}{m}
$$

Using $v_{\text {ref }}=2.5 \mathrm{~V}, v_{\text {int }, 1 L S B} \approx 36 \mathrm{mV}$. Hence $\frac{v_{n, \text { conversion }, \text { RMS }}}{v_{\text {int }, 1 L S B}} \approx \frac{109 m V}{36 m V}=3$ input LSBs of RMS noise, which is fairly high for a precision ADC. The ENOB and SNR are as follows:

$$
\begin{gathered}
\mathrm{ENOB}=\log _{2}\left[\frac{2^{19} \mathrm{LSBs}}{3 \mathrm{LSBs} \times \sqrt{12}}\right]=15.6 \mathrm{bits} \\
\mathrm{SNR}=10 \log _{10}\left[\frac{\left(2^{19} \mathrm{LSBs} \cdot \frac{1}{2} \cdot \frac{1}{\sqrt{2}}\right)^{2}}{(3 \mathrm{LSBs})^{2}}\right]=95.8 \mathrm{~dB}
\end{gathered}
$$

Noise Response


Figure 5-4: Log-log magnitude plot of noise power of the $\frac{v_{r e f}}{2 R_{\text {ref }}}$ current source, $i_{n, c s 1}^{2}(f)$
Further inspection reveals the cause of this noise. It originates from the large $\frac{1}{f}$ noise current of the $\frac{v_{\text {ref }}}{2 R_{\text {ref }}}$ current source, shown in Figure 5-4. Ignoring just this current source's $\frac{1}{f}$ noise results in $v_{n, \text { conversiom,rms }}=0.033 \mathrm{~V}$, which is 0.92 input LSBs. ENOB (17.3 bits) and SNR (106dB) improve accordingly. This is clearly a target for future work.

## Chapter 6

## Conclusion \& Future Work

### 6.1 Conclusion

In this project, an unusual charge-balancing ADC topology was revived as a fullymonolithic, high-resolution, low-cost converter. Designed and simulated on a $0.25 \mu \mathrm{~m}$ CMOS process, the converter fits in under 300 mils $^{2}$ of die area and produces 5 Samples/s while consuming under 2 mW . The ADC has auto-zero functionality and maintains $<0.01 \%$ gain error over the military temperature range. While it outputs 19 -bit samples, high noise in one analog block reduces its ENOB to 15.6 bits. This should improve to $>17$ bits with a slight redesign.

### 6.2 Future Work

The modified Landsburg is still a simulated prototype. It requires an input buffer with high input impedance and low $\frac{1}{f}$ noise, suggesting a chopped MOS-input design. The excessively-noisy $\frac{v_{\text {ref }}}{2 R_{\text {ref }}}$ current source (as elaborated in Chapter 5.3) begs a redesign to allow the system to meet its full potential.

As the high-gain, high-bandwidth, high-output-current requirements of the integrating amplifier are the main ceiling on the ADC's performance, it may be necessary to rearchitect the system to relax these constraints. One possibility is supplementing the integrator output's current drive with a second, complimentary up/down current
source. The integrating amplifier's gain and bandwidth might also be augmented with replica amplifier techniques[13].

Another target for future work is the inclusion of a die-level gain-calibration mechanism. As the gain is proportional to the ratio of $\frac{R_{i n}}{R_{r e f}}$ and $R_{\text {ref }}$ is matched to $R_{r e f 2}$, this is best implemented as a blown-fuse adjustment of $R_{i n}$.

Finally, the necessary steps must be taken to ready the design for fabrication. This involves layout, parasitic extraction and full system verification. We will then be able to compare theory and simulation against the ADC's real-world performance.

## Bibliography

[1] Intersil Inc., "Low-Noise 24-bit Delta Sigma ADC," ISL26132 datasheet, 2011.
[2] Linear Technology Inc., " 16 -Bit $\Delta \Sigma \mathrm{ADC}$ with Easy Drive Input Current Cancellation," LTC2482 datasheet, 2005.
[3] Microchip Technology Inc., "16-Bit Analog-to-Digital Converter with I ${ }^{2} \mathrm{C}$ Interface and On-Board Reference," MCP3425 datasheet, 2007.
[4] Cirrus Logic Inc., "16-bit/20-bit, Multi-range ADC with 4-bit Latch," CS5526 datasheet, 2005.
[5] J. E. Johnston, "A 24 -bit delta-sigma ADC with an ultra-low noise chopperstabilized programmable gain instrumentation amplifier," in Third Int. Conf. Advanced $A / D$ and $D / A$ Conversion Techniques and Their Applications, Glasgow, 1999, pp 179-182.
[6] C. B. Wang, "A 20 bit 25 kHz delta sigma A/D converter utilizing frequencyshaped chopper stabilization scheme," in Custom Integrated Circuits Conf., Orlando, FL, 2000, pp 9-12.
[7] V. Quiquempoix. "A low-power 22-bit incremental ADC". IEEE Journal of SolidState Circuits, vol. 41, pp 1562-1571, Jul. 2006.
[8] G. Landsburg. "A charge-balancing monolithic a/d converter. IEEE Journal of Solid-State Circuits, 1977, 662-673.
[9] Siliconix Inc. "LD120/121A 4.5 Digit A/D Converter Set. Internet: http://www.ko4bb.com/Manuals/09\)_Misc_Test_Equipment/LD120_LD121A1.pdf [Sept. 22, 2011].
[10] Y. P. Xu. "Effect of switch charge injection on $\Sigma \Delta$ modulator," IEEE Region 10 Int. Conf. Microelectronics and VLSI, 1995. TENCON '95., 1995, pp 131-134.
[11] K. Lundberg, "Describing Functions, in Feedback Systems for Analog Circuit Design, version 5.3. Cambridge: MIT, 2010, ch. 14, pp. 377406.
[12] K. Kundert (2001, October). A Formal Top-Down Design Process for Mixed-Signal Circuits (Version 1a) [Online]. Available: http://www.designers-guide.org/Design/top-down.pdf
[13] P.C. Yu and H. S. Lee. "A high-swing 2-V CMOS operational amplifier with replica-amp gain enhancement". IEEE Journal of Solid-State Circuits, vol. 28, pp 1265-1272, Dec. 1993.


[^0]:    ${ }^{1}$ Very few examples are available, as recent academic ADC research is much more focused on high bandwidth than high resolution.

[^1]:    ${ }^{2}$ To the extent of the author's knowledge, this is the first time this architecture has been used since Landsburg's original work.
    ${ }^{3} 19$ bits, as opposed to the original 12 bits.

[^2]:    ${ }^{1}$ In a fully differential system, $v_{i n+}$ and $v_{i n-}$ would be measured simultaneously. This ADC is 'pseudo-differential' because $v_{i n-}$ is measured during AZ1, followed by $v_{i n+}$ which is measured during the Measure State.

[^3]:    ${ }^{1}$ The input buffer design is beyond the scope of this thesis due to time limitations. Nevertheless, requirements for this block are discussed in Chapter 4.2.

[^4]:    ${ }^{2}\left|v_{n o i s e}\right|<6 v_{\text {noise }, r m s}$ is a $99.9 \%$ confidence interval on the instantaneous noise magnitude

