# **Processing Technology for High Quality AlGaN/GaN MOSHEMT Interfaces**

**Omair I. Saadat** 

B.S., Electrical Engineering **(2007)** MAR **19 2015** Stanford University S.M. Electrical Engineering (2010) **LIBRARIES** Massachusetts Institute of Technology





Submitted to the Department of Electrical Engineering and Computer Science in Partial Fulfillment of the Requirements for the Degree of

## **Doctor of Philosophy in Electrical Engineering**

at the

## **Massachusetts Institute of Technology**

February **2015**

**2015** Massachusetts Institute of Technology. **All** rights reserved.



#### Processing Technology for High Quality AIGaN/GaN MOSHEMT Interfaces

**By**

#### Omair **1.** Saadat

Submitted to the Department of Electrical Engineering and Computer Science on December **23,** 2014 in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy in

Electrical Engineering

#### ABSTRACT

Gallium Nitride (GaN) based high electron mobility transistors (HEMTs) are very promising for applications requiring high power and high operating frequencies due to its intrinsic material properties like the high electron mobility, large critical electric field and large carrier concentration. For power switching applications, it is necessary to lower gate leakage **by** introducing a gate insulator between the gate metal and the AIGaN barrier. This thesis focuses on studying the impact of processing conditions on the quality of the gate stack of AIGaN/GaN based MISHEMTs. First, the role of mobile ions like sodium in impacting the threshold voltage of AIGaN/GaN MIS-HEMTs was studied. Characterization techniques like bias temperature stress (BTS) that were traditionally used for characterizing mobile ions in  $SiO<sub>2</sub>/Si$  capacitors were adapted for AlGaN/GaN MISHEMTs. Next, the impact of fabricatingA1203/AIGaN/GaN MISHEMTs **by** using a **CMOS** compatible gate first process flow vs an Au-contact based, liftoff oriented process flow was evaluated. The differences between capacitors and transistors fabricated **by** different process flows were evaluated **by** a combination of high bias capacitance-voltage **(CV)** and transient current-voltage (IV) measurements. Organic contamination from the ohmic first process flow was attributed as being the key cause of the superior interface for the AIGaN/GaN MISHEMT processed using a gate first process flow. Finally, the gate first process flow was used to fabricate additional AIGaN/GaN **MISHEMTS** in order to look at the impact of atomic layer deposition **(ALD)** nucleation layers, the **AIN** interlayer, annealing conditions and AIGaN oxidation on the quality of the gate stack.

Thesis Supervisor: Tomás Palacios Title: Associate Professor of Electrical Engineering

## **Acknowledgements**

**<sup>I</sup>**would first like to acknowledge my advisor, Prof. Tomas Palacios, for all his support. Tomas is one of the most enthusiastic and energetic people **I** know and it has been a great privilege to be his student. He spent a lot of time early in my graduate career helping me and then showed a lot of trust in me **by** giving me a lot of freedom to pursue my work later on. His relentless pursuit for funding and resources allowed for unparalleled resources for this work in terms of equipment, funding and access to collaborators. Thank you Tomás!

**<sup>I</sup>**would also like to thank my committee members, Prof. Jesds del Alamo and Prof. Roy Gordon, for their useful feedback on this work.

**My** fellow members of the Palacios group also enriched my graduate career while helping greatly with my work. **I** would like to thank my former officemates, Dr. Bin Lu and Dr. Feng Gao, for many interesting conversations about research and life. Dr. Will Chung was the first student in the Palacios group and helped setup a lot of the early lab infrastructure. **I** spent many pleasant hours with Dr. Allen Hsu talking about science, politics and research. He also kept everything running incredibly smoothly due to his amazing ability to fix anything and everything. Daniel Piedra was always willing to help with a big smile on his face. **I** had many interesting discussions with Dr. Elison Matioli about research and academia. Dr. Mohamed "Mo" Azize was always a fun and lively guy to talk to about anything under the sun. **I** would also like to acknowledge Dr. Tatsuya-san Fujishima's help with the Draper project and discussions about Japan and GaN. **I** really enjoyed Dr. Han Wang's companionship over the years and all the long and interesting conversations we've had together. Min Sun is a true scholar and I've learned a lot of history and politics from him. Dr. Puneet Srivastava was a great source of advice and **I** appreciated the opportunity to practice my Urdu with him. Other lab members over the years included Dr. Jose Maria Tirado, Xu Zhao, Dong Seup Lee, Dr. Kevin Ryu, Dr. Hyung-Seok Lee, Sameer Joglekar, Yuhao Zhang, Xu Zhang, Lili Yu, Ahmed Zubair, Dr. Stephanie Rennesson, Dr. Amir Nourbakhsh, Fred Mieville, Tadahiro Imada, Justin Wu, Charles Mackin, Cosmi Lin, Marek Hempel. Joe Baylon kept the group running in an incredibly smooth manner.

**<sup>I</sup>**have greatly enjoyed working closely with Winston Chern. His comments and suggestions were very important to this work. Other MTL members who **I** have worked with over the years include (but are certainly not limited to) Ujwal Radhakrishna, Jamie Teherani, Kevin Bagnall, Shireen Warnock, Dr. John Hennessy and Dr. Jorg Schlovin.

The staff members at the Microsystems Technology Laboratory (MTL) were instrumental for this work. **I** would like to thank Bob Bicchieri, Eric Lim, Bernard Alamariu, Donal Jamieson, Dennis Ward, Dave Terry, Kurt Broderick, Paudely Zamora, Tim Turner, Paul Tierney, Kris Payer, Ryan O'Keefe and Dr. Vicky Diadiuk for keeping all the fab tools running and for creating a wondering community. This work also relied on the Harvard Center of Nanoscale Systems **(CNS)** facilities and **I** would like to acknowledge Dr. **J.D.** Deng, Mac Hathaway, Greg Lin and Nicholas Antoniou for maintaining systems that **I** used in my research.

Through the ONR **DEFINE** MURI program, **I** had the opportunity to collaborate with other research groups working on gate dielectrics on nitride semiconductors. In particular, **I** would like to thank Dr. Rathnait Long and Dr. M. Adi Negara from Prof. Paul McIntyre's group at Stanford, Dr. Yiqun Liu and Dr. Xinwei Wang from Prof. Roy Gordon's group at Stanford and Xiao Sun from Prof. T.P. Ma's group at Yale.

**<sup>I</sup>**have the privilege of making many close friendships over the years at MIT. **My** former roommate Daniel Prashanth Kumar moved out to MIT with me and it's been wonderful to have him with me at MIT. **I** started out the **EECS** graduate program with Dr. Mohamed Abutaleb, Dr. Siddharth Bhardwaj and lmran Shamim and their companionship greatly enriched the first years of grad school for me. Both Aysha and **I** have been blessed to have amazing neighbors in Westgate like Mehdi Ghassemi,

Shireen Al-Adeimi, Abdul Mohsen **Al** Husseini and Farah EI-Sharif. Other friends include Nasruddin Nazerali, Dr. Eddie Eltoukhy, Dr. Saad Sheikh, Obaidah Abuhashem, Wesam Manassra, Dr. Asif Khan, Dr. Faisal Kashif, Fareeha Safir, Deeni Fatiha, Hana Khalil, Arfa Aijazi, Dr. Zekeriyya Gemici, Fareed Ahmed, Hussein Abdelhalim, Atif Javed, Abubakar Abid and Abdulrahman "Fozan" Alfozan. Razi and Juelaila Raziuddin were like family here and both Aysha and **I** really appreciate all the pleasant visits to their home. **I** would also like to thank my pre-MIT friends like Nasir Mohammed, Dr. Adnan Majid, Nasser Khan, Kamil Morshed and Nabeel Hasnain.

**<sup>I</sup>**would not be anywhere today were it not for my parents. No amount of words can truly convey my gratitude to them. **I** would also like to thank my brothers and sister for being there for me. In particular, **I** would also like to thank Zuhair for his support and for coming out to Boston frequently. **<sup>I</sup>** would like to thank my other set of parents, Amir and Ambreen for all their support and encouragement. Finally, **I** would like to thank Aysha for all her love, support and patience during our last four years together. She earned the degree along with me and this thesis is dedicated to her.

This work was partially sponsored **by** the Office of Naval Research (ONR) **DEFINE** MURI program and I am grateful to the ONR and the American taxpayer for funding my work and my education.

Lastly, all thanks are due to God.

# **Table of Contents**





#### **Chapter 1 Introduction**

Gallium Nitride (GaN) and associated nitride-based semiconductors have been of great interest for their electrical and materials properties. GaN first attracted attention because its large direct bandgap (3.4 eV) made it promising for making blue LEDs. Herbert Maruska of RCA Laboratories reported single crystal Gallium Nitride for the first time in **1969 [1].** Maruska et al. were able to identify **Mg** has a promising acceptor for obtaining p-type GaN necessary for making LEDs [2]. However, the low electrical conductivity coupled with financial difficulties made it difficult to continue work in GaN and worldwide, work on GaN based diodes stopped for more than a decade. Interest in GaN resurged after Amano et al. discovered that irradiating **Mg** doped GaN with electrons made it conductive enough to make a **PN** diode **[3]. S.** Nakamura then developed the first commercial GaN LEDs in the early 1990s and the market for GaN LEDs took off [4].

The growing interest in GaN led to the realization that the unique combination of wide bandgap, high electron mobility and large breakdown voltage made it very promising for electronics applications as well. M.A. Khan et al. reported the formation of a two dimensional electron gas at AIGaN/GaN heterojunction in **1991 [5]** and after sufficient material improvement was achieved, the first GaN metal semiconductor **FET (MESFET)** and high electron mobility transistor (HEMT) were demonstrated in **1993 [6], [7].** Since then, GaN based transistors have attracted a lot of attention for microwave applications **[8]** and more recently for power applications as well.

Initial AIGaN/GaN HEMTs used Schottky gates given that microwave applications are more forgiving of gate leakage. However, power electronics applications require low gate leakage and therefore early on, the need for incorporating a gate oxide between AlGaN barrier and the gate metal was identified [9], [10]. The first reported dielectrics were silicon nitride (SiN) and silicon dioxide (SiO<sub>2</sub>) and as expected, incorporating these films resulted in the expected reduction in gate leakage and increase in breakdown voltage **[11].**

The first use of Al<sub>2</sub>O<sub>3</sub> as an insulating layer on AIGaN/GaN was reported in 2003 by T. Hashizume et al. [12]. The increasing interest in atomic layer deposition **(ALD)** as a viable gate dielectric technology led to the first demonstration of **ALD** deposited A1203 has a gate insulator for AIGaN/GaN HEMTs **by** P.D. Ye et al. in 2005 [13]. Since then, HfO<sub>2</sub> based devices deposited by reactive sputtering and ALD have been reported [14],[15] as well.

Introducing gate dielectrics in GaN based transistors pose additional challenges as well. The gate breakdown voltage must be large enough to withstand high voltage spikes that the gate routinely sees in high voltage switching. Hysteresis and trapping must be reduced or even eliminated. To study these, the characterization techniques used to study the AIGaN/oxide interfaces have gotten more sophisticated over the years. Earlier studies were limited to assessing the impact of introducing gate insulators on gate leakage, current collapse and change in maximum current **[12],[13].** Later work involved attempts to calculate D<sub>it</sub> by using the conductance method and by using an adapted version of the Terman method **[16].** Swenson et al. detailed how deep level traps can only be probed **by** the use of ultraviolet light **[17].**

However, the earlier work did not emphasize the importance of applying positive biases in order to look at the AlGaN/oxide interface. Applying positive biases large enough for carriers to leave the 2- **DEG** and go into the AIGaN is very important for probing the oxide/AIGaN interface. Mizue et al. published one of the first systematic studies of charging defects **by** applying large positive biases **[18].** Lagger et al. studied the impact of positive gate pulses on the threshold voltage of AIGaN/GaN **MIS-**HEMTs **[19].**

Simultaneously, the fabrication technology for power devices has evolved away from Au bearing contacts and liftoff based processing to silicon compatible processing. Many commercially available power devices offered **by** companies like International Rectifier and Efficient Power Conversion **(EPC)**

Corporation are being fabricated in silicon foundries [20]. **IMEC** has led a visible research program on developing gate stacks for devices processed in a **CMOS** compatible process flow [21],[22] **.** Wang et al. asserted that process flows that use alloyed Au-based ohmic contacts cause surface degradation which in turn causes current collapse **[23].** Given these reports and given that companies are moving towards manufacturing GaN in Si compatible foundries, it would be very valuable to perform a direct comparison of GaN devices fabricated with a **CMOS** compatible process flow with devices fabricated with a process flow utilizing liftoff and Au based ohmic contacts in order to understand the impact of **CMOS** compatible process flows on the performance of GaN based devices. However, to the best of this author's knowledge, there has not been a direct comparison of GaN devices fabricated in a **CMOS** environment with a CMOS-friendly process flow with devices fabricated with a traditional Au-based, liftoff-oriented process. This might be due to the fact that institutions with **CMOS** fabrication facilities can't allow a liftoff-based process while fabs where Au processes are allowed typically do not have the facilities or the knowhow to process using a **CMOS** compatible process flow. The presence of a **CMOS** compatible lab like the Integrated Circuits Laboratory **(ICL)** at MIT together with a Ill-V compatible fab like the Technology Research Laboratory (TRL) allow for performing a direct comparison of the two kinds of process flows.

#### **Scope of Thesis**

There are three key themes of this thesis. First, this thesis aims to study the impact of processing conditions and process flows on AlGaN/GaN MISHEMTs. **By** directly comparing **CMOS** style gate first processes to a traditional Au-based liftoff process flow, it allows for directly accessing the impact of using a **CMOS** style gate first process flow. Second, this thesis aims to highlight a combination of characterization techniques that can be used to study the AIGaN/oxide interface. Finally, this thesis aims to look at the impact of processing conditions on the AIGaN/oxide interface and on the robustness of the gate stack.

#### **Outline of Thesis**

Chapter 2 deals with the impact of mobile ion contamination on AIGaN/GaN MIS-HEMTs. Species like Na+ and K+ can easily drift though gate oxide materials like SiO<sub>2</sub> and identifying mobile ions as a source of threshold voltage instability was key for commercializing Si based **MOS** devices in the 1960s. This chapter adapts the characterization techniques used for identifying mobile ion contamination in Si based MOS devices to AlGaN/GaN MISHEMTs with ALD deposited oxides like Al<sub>2</sub>O<sub>3</sub>.

Chapter **3** motivates the need to develop a gate first process. First, the compatibility of GaN with **CMOS** front end tools like atomic layer deposition **(ALD)** is studied **by** performing TXRF based contamination studies. Then, the formation of low temperature ohmic contacts necessary for a robust gate first process is studied.

Chapter 4 directly compares capacitors fabricated **by** using a gate first process with capacitors fabricated **by** a standard ohmic first process with ohmic contacts formed at **800\*C.** The interface is characterized **by** performing high bias capacitance-voltage **(CV)** measurements. The difference in surface cleaning is identified as the key difference between the gate first process and the ohmic first process.

Chapter **5** describes transient current voltage measurements that are used to further study AIGaN/oxide interfaces. These measurements are performed on the gate first and ohmic first samples that were compared in Chapter 4. These transient measurements give insight into the recovery mechanism of transistors after traps are occupied due to the application of a positive bias.

Chapter **6** describes process optimization performed with the gate first process flow that was validated in Chapters 4 and **5.** First, the impact of nucleation layers on the oxide AIGaN interface is studied. Second, the impact of the **AIN** interlayer on **CV** measurements is studied. Third, the impact of annealing gasses on transistor properties is investigated. Finally, a gate first process flow is used to demonstrate a  $SiO<sub>2</sub>$  based gate stack that relies on oxidizing deposited polysilicon.

Chapter **7** includes conclusions and a discussion of future work that can be carried out to expand the scope of this thesis.

## **Chapter 2 Mobile Ion Contamination**

This chapter will first describe how to adapt electrical characterization techniques used to identify mobile ion contamination in SiO2/Si **MOS** for GaN based MIS-HEMTs and **MOS** devices. Then, sources of mobile ion contamination will be studied and finally the impact of mobile ion contamination on AIGaN/GaN MOS-HEMTs will be studied.

## **Importance of studying mobile ion contamination**

The first Si0 2/Si MOS device was demonstrated **by** Dawon Kahng and M.M. Atalla of Bell Telephone Laboratories in **1960** [24],[25]. **MOS** devices were very promising for low power applications due to the absence of the base leakage current that is intrinsic to bipolar transistors and due to the ability to design circuits with complementary PMOS and **NMOS** transistors, as first demonstrated **by** Frank Wanlass and **C.T.** Sah of Fairchild R&D Lab in **1963 [26].** However, early **MOS** devices exhibited threshold voltage instability both in operation and in fabrication which precluded their commercialization. Ionic contaminants like sodium and potassium were conclusively identified as culprits of this threshold voltage instability. Sodium and potassium ions can drift through SiO<sub>2</sub> at relatively low temperatures (200°C) and thus can easily cause the V<sub>th</sub> of MOS devices to change. Once mobile ion contamination was identified conclusively **by** Edgar Snow of Fairchild in **1965** as the cause of threshold voltage instability, steps were taken towards eliminating this contamination in order to allow for commercializing **MOS** devices [24], **[27].** Mobile ion contamination was eliminated **by** using semiconductor grade materials and **by** implementing strict cleanroom protocols which helped reduce contamination from human bodies **[28].**

## **Characterizing Mobile Ion Contamination in GaN**

Power GaN switches require the introduction of a gate dielectric in order to reduce gate leakage. It is appropriate to assess if mobile ion contamination is an issue for AIGaN/GaN MOSHEMTs given that mobile ion contamination caused problems for commercializing **MOS** devices in the 1960sas discussed in this chapter.

Mobile ion contamination has been studied with various techniques. **A** key technique is called bias temperature stress (BTS) **[29].** First, a high frequency **CV** measurement is done in order to measure the initial channel charge. Then, the capacitor is heated to **200\*C** and a positive or negative bias is applied. **A** positive bias causes mobile ions to shift away from the gate metal (where they are shielded) and towards the gate oxide where they cause the threshold voltage to shift as schematically shown in Figure 2-1. Then, the capacitor is cooled down while keeping the capacitor under bias in order to prevent the mobile ions from diffusing apart. This requires that the probes are adjusted when cooling down in order to prevent any shorting due to the probes moving due to thermal contraction. Once the capacitor is at room temperature, another high frequency **CV** measurement is done in order to remeasure the channel charge. The change in threshold voltage is a result of the mobile ions moving from the gate metal towards the oxide as illustrated in Figure. Finally, the process can be reversed **by** applying a negative bias in order to move the mobile ions back towards the gate metal.





Figure 2-2: Change in threshold voltage in HfO<sub>2</sub>/AlGaN/GaN **CV measurements due to mobile ion drift**

**Figure 2-1: Under Bias Temperature Stress (BTS) measurements, the threshold voltage shifts due to mobile ions drifting from the gate metal (where they are screened) into the oxide. The positively charged mobile ions move into the gate oxide when a positive bias is applied at the gate at high temperature (200\*C)**

However, there are several key considerations that need to be taken into account when adapting bias temperature stress measurements to AIGaN/GaN based MIS-HEMTs. One consideration is the impact of the gate oxide material on the measurement. For example, silicon nitride and silicon oxynitride films have been reported to be barriers to sodium movement in gate stacks and thus a bias temperature stress measurement would not work as a means for detecting the total amount of mobile ions present **[30],[31].**

In order to evaluate the impact of gate oxide material on the ability to use bias temperature stress, AIGaN/GaN MIS-HEMTs with 20 nm of SiO<sub>2</sub>, 20 nm of Al<sub>2</sub>O<sub>3</sub> or 20 nm of HfO<sub>2</sub> were fabricated. First, Ti/Al/Ni/Au (200A/1000A/250A/500A) ohmic contacts were patterned **by** doing liftoff. Then, the samples were annealed at **800\*C** for 30s in order to form ohmic contacts. Following the ohmic contact formation, the devices were isolated **by** a **BC1 3/C <sup>2</sup>**based mesa isolation etch. Then, the samples were cleaned **by** a **UV** ozone treatment for 2 min and then a NH40H:DI **(1:1)** dip for 2 min before the samples were loaded into the ALD for the oxide depositions. The SiO<sub>2</sub> deposition was performed using the process described **by D.** Hausmann et al. **[32].** Following the oxide depositions, Ni/Au/Ni gates were patterned by liftoff and finally, the stack was annealed at 400°C in order to densify the gate stack.

As expected, the MIS-HEMT with SiO<sub>2</sub>shows an expected shift in  $V_{th}$  of -1V after performing a BTS stress with positive gate voltage. However, the MIS-HEMT with Al<sub>2</sub>O<sub>3</sub> (Figure 2-5), shows a V<sub>th</sub> shift of + 0.5V which is indicative of electron injection as opposed to mobile ion drift. Al<sub>2</sub>O<sub>3</sub> has been reported as a block for mobile ions and historically, diffusion tubes were coated **by** alumina in order to prevent mobile ions from leaching out of furnaces **[28].**



**Sapphire Substrate**

**Figure 2-3: Schematic of MIS-HEMT structures used for studying the impact of dielectric on BTS results.**



Figure 2-4: BTS results for 20 nm SiO<sub>2</sub>/AIGaN/GaN MIS-HEMT. Note that change in V<sub>th</sub> is negative due to mobile ion drift resulting **from the positive gate stress**





Figure 2-5: BTS results for 20 nm Al<sub>2</sub>O<sub>3</sub>/AlGaN/GaN MIS-HEMT. Al<sub>2</sub>O<sub>3</sub> is said to be a barrier for sodium transport. **Therefore, mobile ions do not shift much and thus the** change in V<sub>th</sub> is due to electron injection into the **AIGaN/oxide interface**

Figure 2-6: BTS results for 20 nm HfO<sub>2</sub>/AlGaN/GaN MIS-HEMTs. Based on V<sub>th</sub> shift, HfO<sub>2</sub> allows for sodium drift.

The second consideration is the impact of the bias level on BTS measurements. Typically, a bias level equivalent to 1 MV/cm has been used when characterizing SiO<sub>2</sub>/Si capacitors [29]. However, when using structures like AIGaN/GaN MISHEMTs, applying a large positive bias can cause electrons to leave the **2-D** electron gas **(2-DEG)** and get injected into the AIGaN/dielectric interface as shown in Figure **2-7** and Figure **2-8,** which in turn will counteract the impact of the mobile ion drift. Therefore, the bias level needs to be large enough to move the mobile ions but small enough to ensure that there is not excessive electron injection into the AIGaN and AIGaN/dielectric interface. **Of** course, the voltage shift due to electron injection depends on the quality of the interface, the quality of the AlGaN and the number of bulk traps present in the gate oxide and so all factors must be taken into consideration before selecting a bias level.





**Figure 2-8: Schematic of band diagram showing that under positive bias, electrons can leave 2-DEG at AIGaN/GaN interface and get injected into AIGaN and AIGaN/dielectric interface**

**Figure 2-7: Quasi-static CV measurement of HfO2/AIGaN/GaN capacitor. When the bias exceeds** OV, **electrons leave the 2-DEG and go towards AIGaN/oxide interface. As a result, the measured capacitance increases.**

Therefore, in order to assess the impact of bias level on BTS results, HfO<sub>2</sub>/AIGaN/GaN capacitors were stressed at **200\*C** with a bias of **1** V and 4 V given that 4 V corresponds to a field of 1 MV/cm. However, as seen in Figure **2-7,** electrons have populated the AIGaN/dielectric interface at a bias of 4V. As seen in Figure 2-10, the BTS measurement with a bias level of 4V actually results in the threshold voltage shifting positive. On the other hand, when BTS measurements are done with a bias of **1** V, the change in threshold voltage due to the mobile ions is greater than due to electron injection and thus mobile ions can be detected (Figure **2-9).**





**Figure 2-9: BTS measurement with bias of 1V. Negative shift** in V<sub>th</sub> due to mobile ions is more pronounced than any positive shift in V<sub>th</sub> due to electron injection

**Figure 2-10: BTS measurement with a bias of 4V. Electron** injection swamps any negative shift in V<sub>th</sub> due to mobile **ions. As a result, it's not possible to detect presence of sodium ions with this bias level**

Finally, the device structure also plays a role in the bias temperature stress measurements. In addition to HEMT structures, capacitors fabricated on top of doped GaN were also fabricated. One drawback of MIS-HEMT structures is the presence of AlGaN, since it serves as a layer where electrons can get trapped. However, **by** depositing oxides on top of a Si doped GaN layer, the electric field only drops across the oxide and there is no semi-insulating layer in the middle where electrons can be trapped. This allows for applying a larger electric field without worrying about trapped electrons. As can be seen **by** the difference between Figure 2-11 and Figure 2-12, the **MOS** sample that was processed together with the MIS-HEMT sample shows much greater differences in charge due to bias temperature stress measurements.



Figure 2-11: HfO<sub>2</sub>/AlGaN/GaN MIS-HEMT capacitor processed with HfO<sub>2</sub>/nGaN/GaN MIS capacitor shown in **Figure 2-12.**



Figure 2-12: HfO<sub>2</sub>/nGaN/GaN MIS capacitor processed **together with MIS-HEMT described in Figure 2-11. Given that there** is **no AlGaN layer for charges to get trapped** in, **the change in threshold voltage due to mobile ion drift is fully manifested.**

## **Glassware as Sodium Contamination Source**

One key source of contamination is the glassware that is used for wet processing. Much of the glassware that was used in the fabrication process was made with borosilicate glass (Pyrex®). Borosilicate glass contains **3.8%** Na20 **by** weight **[33]** and Na <sup>2</sup>0 can be etched in commonly used acids like HCI and H<sub>2</sub>SO<sub>4</sub> [34], [35]. In order to confirm that the use of borosilicate glass is a source of sodium, two sets of devices were fabricated. For one set of devices (both a Hf02/n-GaN **MOS** structure and HfO<sub>2</sub>/AIGaN/GaN MIS-HEMT), only borosilicate glass beakers were used while for the other set of devices, Teflon and semiconductor grade quartz beakers were used. Materials like semiconductor grade quartz and PFA and PTFE Teflon® are commonly used in **CMOS** processing and due to their material purity do not have alkaline and heavy metal contaminants.

For both sets of devices, first Ti/Al/Ni/Au (200Å/1000Å/250Å/500Å) ohmic contacts were patterned **by** doing liftoff. Then, the samples were annealed at **800\*C** for 30s in order to form ohmic contacts. Following the ohmic contact formation, the devices were isolated by a BCI<sub>3</sub>/CI<sub>2</sub> based mesa isolation etch. Then, the samples were cleaned **by** a **UV** ozone treatment for 2 min and then a NH40H:DI  $(1:1)$  dip for 2 min before the samples were loaded into the ALD for HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> depositions. Following that, a Ni/Au/Ni gate stack was patterned **by** liftoff.

Bias temperature stress measurements were done on the  $HfO<sub>2</sub>/n-GaN$  capacitors in order to directly compare the impact of using semiconductor grade glassware on the concentration of mobile ion contamination. As can be seen, the sample that was processed in Pyrex beakers showed a change  $1 \times 10^{13}$  cm<sup>-2</sup> change in carrier concentration after the BTS measurement while the change in carrier concentration for a capacitor that was fabricated in semiconductor grade quartz was less than  $5\times10^{11}$  $cm<sup>2</sup>$ . These results show that with proper cleaning and the use of appropriate glassware, it is possible to greatly reduce mobile ion contamination even in a university cleanroom setup.



Figure 2-13: BTS results for HfO<sub>2</sub>/n-GaN MOS capacitor Figure 2-14: BTS results for HfO<sub>2</sub>/n-GaN MOS capacitor



processed in Pyrex beakers. The change in carrier processed in clean PTFE and quartz beakers. The change in concentration after the BTS stress is  $1 \times 10^{13}$  cm<sup>-2</sup>. carrier concentration after BTS stress is less than  $5 \$ **13 -23 carrier concentration after BTS stress is less than 5x10<sup>11</sup> cm<sup>-2</sup>** 

#### **Impact of Mobile Ions on HEMT device performance**

Depositing gate oxides on AlGaN/GaN HEMTs has been reported to have an impact on the

carrier concentration [36]. In particular, Al<sub>2</sub>O<sub>3</sub> has been reported to have positive charges at the

interface which in turn induces additional carriers in the **2-DEG** in order to compensate for the positive

charges **[37],[38],[39].** However, as seen with BTS measurements, if mobile ions are present, they can

distort the measured carrier concentration. In order to illustrate this, a HfO<sub>2</sub> capacitor with mobile ion

contamination was subjected to both a positive and negative BTS stress in order to see how much the channel charge changed due to mobile ions contamination. As seen in Figure **2-16,** the carrier concentration can vary anywhere from  $5.1 \times 10^{12}$  to  $8.2 \times 10^{12}$  cm<sup>-2</sup>. Given that hall measurements on a fresh sample indicated that the carrier concentration was  $6.5 \times 10^{12}$  cm<sup>-2</sup>, this highlights how mobile ion contamination can obscure whether an oxide is positive or negatively charged.



Figure 2-15: Capacitance-Voltage plots of HfO<sub>2</sub>/AlGaN/GaN **capacitor after BTS measurements at +1V and -4V. The** drastic change in  $V_{th}$  and the corresponding channel charge **highlight the extent to which mobile ion contamination can mask the impact of gate oxide on channel charges**



**Figure 2-16: Charges as determined by integrating the CV** curves in Figure 2-15 from V<sub>th</sub> to 0V. Based on the Hall measurements of the fresh sample, it illustrates how HfO<sub>2</sub> **based oxides can be incorrectly thought to have positive charges in the oxide.**

**If** mobile ions drift during device operation or testing, this results in dynamic changes in the threshold voltage. AIGaN/GaN on sapphire substrates can easily achieve junction temperatures that exceed **150\*C,** which allows for mobile ions to drift [40],[41]. Therefore, during device operation with a large  $V_{ds}$ , it is possible for the  $V_{th}$  to change during device operation, which would in turn cause the drain current to change as well. In order to illustrate this, sampling measurements were performed where the gate was pulsed at a high bias **(Vgs >** OV) for 5s before looking at the recovery for **25** s at Vgs **=** OV as depicted in Figure 2-17. The V<sub>ds</sub> value was set to either V<sub>ds</sub> = 1V or V<sub>ds</sub> = 10V such that the channel temperature would be different. The high bias injects electrons but also allows for mobile ions to move if the channel temperature is hot enough.



Figure 2-17: Illustration of sampling measurements. V<sub>gs</sub> = V<sub>max</sub> for 5 s after 1 s has passed. The measured device has an Al<sub>2</sub>O<sub>3</sub> gate dielectric and therefore mobile ions do not drift.



Figure 2-18: Sampling measurement immediately after Figure 2-19: Sampling measurement immediately after = 1V. As expected, when device is subjected to higher V<sub>max</sub>, the current at  $V_{gs} = 0V$  is lower due to electron trapping. caused by the larger power dissipation at  $V_{ds} = 10V$ , mobile



transition from  $V_{gs} = V_{max}$  to  $V_{gs} = 0V$  for  $A I_2 O_3$  device with  $V_{ds}$  transition from  $V_{gs} = V_{max}$  to  $V_{gs} = 0V$  for  $A I_2 O_3$  device with  $V_{ds}$ <br>= 1V. As expected, when device is subjected to higher  $V_{max}$  = 10V. Des ions do not drift in Al<sub>2</sub>O<sub>3</sub> and therefore the current drops with larger V<sub>max</sub> values.

Figure 2-18 and Figure 2-19 show the evolution in current seen in transistors with an Al<sub>2</sub>O<sub>3</sub> gate

dielectric after applying positive gate biases ranging from 1V to **7V** for a drain bias of 1V and 10V

respectively. The power dissipation when a drain bias of 10V is applied is greater than when a drain bias of lV is applied and as a result, the channel temperature is greater with the increase in drain bias. As seen in Figure **2-18** and Figure **2-19,** applying a higher Vmax bias on the gate results in greater electron injection, which in turn causes the current to drop. This drop in current is independent of the drain bias.



Figure 2-20: Sampling measurement immediately after Figure 2-21: Sampling measurement immediately after = 1V. As expected, when device is subjected to higher V<sub>max</sub>, the current at  $V_{gs} = 0V$  is lower due to electron trapping. therefore when  $V_{max} = 7V$ , the electric field causes the



transition from  $V_{gs} = V_{max}$  to  $V_{gs} = 0V$  for HfO<sub>2</sub> device with  $V_{ds}$  transition from  $V_{gs} = V_{max}$  to  $V_{gs} = 0V$  for HfO<sub>2</sub> device with  $V_{ds}$ <br>= 1V. As expected, when device is subjected to higher  $V_{max}$  = 10V. This samp Even **though this sample has mobile ion contamination, the mobile ions to drift away from gate. This causes an increase dissipated heat is low enough to not have a rise in current. in current in contrast to Figure 2-20 where the current drops** with increasing V<sub>max</sub>.

However, with transistors with a HfO<sub>2</sub>-based gate stack contaminated with mobile ions, the

transient behavior as a function of drain bias is different. When the drain voltage is equal to IV, the change in current as a function of the maximum gate voltage follows the same trend as the  $Al_2O_3$  device as seen in Figure 2-20. When the drain bias is equal to 10V, the channel temperature gets large enough to cause mobile ions to move. The resulting movement of mobile ions away from the gate metal induces more carriers in the **2-DEG** which in turn causes the current to increase when a gate voltage of **7V** is applied as seen in Figure 2-21.

## **Summary**

In summary, mobile ion contamination has been identified as a source of threshold voltage instability and charge distortion in GaN based MIS-HEMTs and **MIS** devices. Bias temperature stress measurements can be used with MOS devices that use gate dielectrics like SiO<sub>2</sub>and HfO<sub>2</sub> which allow mobile ions to drift. Pyrex-based glassware was identified as a culprit for contamination and **by** using semiconductor grade glassware for processing devices, mobile ion contamination was almost eliminated.

 $\cdot$ 

## **Chapter 3 Developing a Gate First Process**

This chapter is focused on looking at the feasibility of processing GaN based devices using a **CMOS** compatible process. First, the possibility of metallic contamination from GaN was studied **by** performing TXRF measurements. Then, once GaN wafers were deemed to be acceptable for the **CMOS ALD** tool, a low temperature ohmic contact process was developed to allow for a gate first process.

#### **GaN contamination study**

There are two **ALD** systems at MIT. The Oxford Instruments Flex-AL is dedicated for **CMOS** processing while the Cambridge Nanotech Savannah 200 system is used for processing samples that may have been Au contaminated. While the Cambridge Nanotech **ALD** is more than adequate for many applications, there are several key advantages for using the Oxford Flex-AL **ALD** tool [42]. First, due to the fact that it is a **CMOS** front end tool, all samples that are processed are required to either be RCA cleaned [43],[44] or cleaned **by** piranha. These requirements decrease the likelihood of mobile ion contamination in the tool. Second, the Oxford Flex-AL has a load lock and a lower base pressure (5 $\times10^{-6}$ ) Torr for the Oxford ALD vs. 1×10<sup>-4</sup> Torr for the Cambridge Nanotech) which again reduces the likelihood of contamination from atmosphere. Third, the Oxford Flex-AL has a plasma source which allows for the deposition of higher quality metal nitride films and for plasma pretreatments.

**CMOS** processing requires strict contamination controls. In addition to mobile ion contamination, heavy metals like Au and Fe serve as deep level traps and can cause the carrier lifetime in silicon to degrade readily. Fe is particularly bad for **CMOS** devices because it lowers the carrier lifetime, it diffuses very quickly in Si wafers and can also cause premature SiO<sub>2</sub> gate oxide breakdown [45]. Ga is a p-type dopant for Si and thus Ga contamination from GaN must also be monitored and controlled [21].

However, these contaminants are commonly found in compound semiconductor processing unless special care is taken to avoid them. For example, Au is commonly used in ohmic contacts for AIGaN/GaN HEMTs [46],[47]. Fe is used in growing semi insulating GaN in order to reduce buffer leakage and given that Fe growth has a memory effect where, it's very easy to end up with Fe on the surface [48],[49]. Therefore, when introducing GaN into tools intended for **CMOS** processing, it is important to ensure that the GaN substrate does not end up contaminating **CMOS** tools. One way to combat this is to grow least 1 µm of GaN after the growth of intentionally Fe doped GaN stops as seen in a GaN wafer with intentional Fe doping (Figure **3-1).** The wafer that was used for these experiments had <sup>a</sup>**3** pLm thick GaN buffer as seen in Figure **3-2.** As a result, the Fe concentration in the wafer in the top **3 pim** of epitaxy is below the TXRF detection limit **of 1015** atoms/cm 3 as seen in Figure **3-3.**



Figure 3-1: Fe concentration vs. Depth for **contamination study. AIGaN/GaN/sapphire wafer from another source. Fe doping was stopped at 1.1 pm and it took 1.1 pm for Fe concentration to go down to around 1015 cm-3. Gallium secondary ion counts help indicate where the GaN epitaxy begins as a function of depth.**



**Figure 3-2: Schematic showing wafer structure used for TXRF**



**Figure 3-3: Fe concentration vs. Depth for AIGaN/GaN wafer used in TXRF contamination study. Gallium secondary ion counts are used to indicate the depth of the GaN epi layer. Fe concentration peaks at the nucleation layer between 3.5 and 4.2 pm**

These contaminants have been monitored **by** a variety of techniques. One common method is to measure the lifetime of carriers in Si capacitors **[50].** Metals like Fe and Au induce deep level traps which cause the lifetime of minority carriers to get greatly reduced. However, fabricating capacitors exposes the wafer to multiple tools and thus the source of contamination can get obscured.

**A** more direct method is to perform Total X-Ray Reflection Fluorescence (TXRF) measurements on bare Si wafers. TXRF is a very sensitive technique that can be used to detect contaminants on the order of 10<sup>10</sup> cm<sup>-2</sup> on the top surface. This also allows for simply loading monitor Si wafers into a tool before and after a potentially contaminating wafer or process has been run. Any different in contamination levels between the Si wafers loaded before and after the potential source of contamination can be directly attributed to the contamination source.

In order to assess the possibility of GaN contaminating the Oxford FlexAl **ALD,** an experiment was conducted where first an RCA cleaned p-Si wafer [43] was loaded into the **ALD** and was kept at **350\*C** for **30** min. Then, an AIGaN/GaN on Si wafer (with schematic shown in Figure **3-2** and Fe doping profile shown in Figure **3-3)** was cleaned with piranha and **HCI:DI** before loading into the **ALD** tool. Then, the wafer was subjected to a 100W, **15** mTorr, **<sup>N</sup> <sup>2</sup>**plasma for **1** min before letting the wafer sit at **350\*C** for **30** min. Finally, a third RCA cleaned p-Si wafer was loaded into the **ALD** and allowed to bake for **30** min to allow for time for any released contaminants to settle on the wafer surface.



**Table 1. TXRF Results for** W **source measurements (units of 101 atoms/cm <sup>2</sup> ).**

**\*** may be present near the detection limit

#### Table 2. TXRF Results for Mo source measurements (units of 10<sup>10</sup> atoms/cm<sup>2</sup>).



**Table 1: TXRF results for Si wafers before and after the GaN wafer was loaded** into the **ALD** tool. The Si wafer loaded before the GaN wafer is referred to as "Wafer# **1 ALD** CONTROL" while the Si wafer loaded after the GaN wafer is referred to as "Wafer #2 **ALD TEST".** TXRF report was written **by** Evans Analytical Group.

As can be seen above in Table **1,** there was no meaningful change in contaminants such as Fe

and Au between the wafer loaded before the GaN wafer (referred to "Wafer **#1 ALD** CONTROL") and the wafer loaded after the GaN wafer (referred to "Wafer #2 **ALD** TEST") **.** For example, the measured Fe

concentration on the wafer that was loaded before the GaN wafer was around 8×10<sup>9</sup> to 9×10<sup>9</sup> cm<sup>-2</sup> and

the measured Fe concentration on the post GaN wafer was from  $5\times10^9$  to  $7\times10^9$  cm<sup>-2</sup>. In addition, the

level of Ga contamination on the wafer after the GaN wafer had been loaded was in the 10<sup>10</sup> range,

which has been deemed an acceptable level of contamination [21]. Based on these results, these GaN

wafers were permitted to be introduced into the **CMOS** Oxford **ALD** tool.

#### **Developing Low Temperature Ohmic contacts**

Metalized wafers are not allowed in **CMOS** front end tools like oxidation furnaces or **ALD** tools. Therefore, a gate first process is the only process that can be run through the Oxford **ALD** tool. However, this means that the gate stack will be subjected to the ohmic anneal process. While a high temperature gate first process has been demonstrated in the past, it does cause some degradation in the gate stack. Therefore, ideally, the ohmic anneal should be limited to 600°C or below.

There are several aspects that need to be optimized in order to successfully form ohmic contacts in a reproducible manner. First, the annealing temperature and time needs to be carefully selected. Second, many low temperature ohmic contact schemes involve recessing the AlGaN layer and the recess depth needs to be optimized **[51],[21].** Nonuniform recessing can cause unexpectedly high contact resistances. Third, given that the Ti/Al ohmic metals are sputtered, it is possible to perform an Ar clean on the etched GaN surface in-situ before the Ti/Al is deposited. The impact of this Ar clean on contact resistances needs to be studied. Fourth, the ratio of Ti/Al needs to be optimized for getting reproducible ohmic contacts. **A** low temperature ohmic contact flow is illustrated below in Figure 3-4. A SiO<sub>2</sub> interlayer dielectric (ILD) layer is first deposited and patterned. Then, the AlGaN barrier is recessed through completely in regions where the ohmic contacts will be deposited. Ti/Al metal is sputtered everywhere and then is etched by using a Cl<sub>2</sub> based etch recipe. The SiO<sub>2</sub> ILD layer is important for protecting the AIGaN/GaN heterostructure during this etch step. Finally, the sample is annealed in order to form an ohmic contact.



**1)** Wet clean AIGaN/GaN substrate **by** doing piranha clean and **DI:HCI** dip. Deposit 200 nm thick **PECVD** SiO<sub>2</sub> interlayer dielectric (ILD) layer

2) Pattern ohmic contact opening **by** using BOE wet etch to open  $SiO<sub>2</sub>$  ILD layer.

 $SiO<sub>2</sub>$ **AIGaN** GaN

**3)** Recess through AIGaN **by** using **SiC 4 lCP** plasma. Recessing through AIGaN is necessary for forming low temperature ohmic contacts.



4) Sputter Ti/Al metal. Ti thickness is anywhere from **5-20** nm while **Al** thickness is **500** nm. Sputtering is key to cover sidewalls with Ti.



**5)** Pattern Ti/Al ohmic metals. Ti/Al can be etched either **by** a **BC13/C <sup>2</sup>** ECR etch or **by** using a combination of an Al etch etch + SF<sub>6</sub> ECR dry etch to etch the Ti.



**6)** Anneal the sample at a temperature ranging from  $500^{\circ}$ C -600°C in order to form ohmic

**Figure 3-4: Process flow for fabricating low temperature ohmic contacts.**

It has been widely reported that it is necessary to form nitrogen vacancies in order to form

ohmic contacts **[52].** Nitrogen vacancies serve as electron donors which dope the underlying

semiconductor. One method to induce nitrogen vacancies has been to damage the GaN surface with a plasma and the resulting nitrogen vacancies dope the semiconductor enough to allow for ohmic contacts to form without alloying the metal **[52],[53],[54].** However, this is a very sensitive process and inducing too much damage can prevent ohmic contacts from forming **[52].** An easier way is to alloy a reactive metal on top of GaN. For example, Ti reacts with the underlying GaN in order to form TiN and the resulting leaching of **N** from the GaN to form TiN has been attributed as the key source of nitrogen vacancies. The enthalpy of formation for TiN is **-336 kJ/g** as opposed to **-110 kJ/g** for GaN and thus TiN formation is thermodynamically favored **[52].** At the same time, Ti and **Al** form intermetallic compounds and thus there is a trade off with the thickness of the Ti layer. Depositing a Ti layer that is too thin causes all the Ti to be consumed **by** the **Al** in the ohmic metal stack and thus prevents the formation of the TiN intermetallic layer. Having a Ti layer that is too thick poses separate issues since the Ti aggressively reacts with the underlying GaN.

The first experiment involved studying the impact of annealing temperature on the contact resistance. For this experiment, the targeted recess depth was **30** nm in order to remove all the AIGaN. The recess was done by using a SiCl<sub>4</sub> based inductively coupled plasma (ICP) etch [55]. Following the recess, 20 nm Ti and **500** nm of **Al** were deposited **by** sputtering. The ohmic metals were patterned **by** using a BCI<sub>3</sub>/CI<sub>2</sub> dry etch where the SiO<sub>2</sub> ILD was key for protecting the underlying device from the CI<sub>2</sub> based plasma. Finally, the samples were annealed anywhere from **500\*C** to **6000C** for **5** min. Figure **3-5** shows that an anneal temperature range between 500°C and 550°C is optimal for forming ohmic contacts with Ti/Al metallurgies.



Figure 3-5: Comparison of ohmic anneal temperature on the R<sub>c</sub> of Ti/Al ohmic contacts. As a reference, the contact **resistance of a conventional Ti/Al/Ni/Au ohmic contact is also included. While the Ti/Al based contact resistances are high, they are ohmic contacts and are sufficient for testing capacitors and long gate transistors. 10-15 TLM structures were measured per sample in order to extract trends.**

Given that the AlGaN layer needs to be recessed through, it is important to have information about the uniformity of the ohmic recess etch. In order to measure the thickness of the AlGaN layer across the wafer in an efficient manner, a bare sample was processed and AIGaN/GaN Schottky diodes were fabricated. **CV** measurements were done in order to measure the thickness of the AIGaN layer. Anywhere from **100-150** capacitors were measured per sample, which have an area of around **3.2-3.5** cm<sup>2</sup>, in order to measure the spatial variation across each sample. First, a sample without any recessing was fabricated in order to serve as a reference. Figure **3-6** shows the variation in measured capacitance across the unrecessed sample. This sample from the edge of the wafer and therefore, the bottom **5** mm was excluded when determining the etch rates (Figure **3-7).**





**The bottom 5 mm of the same is from the edge and thus is** with the edge and thus is **with the same is** from the edge and thus is **18.1** nm **thicker. 18.1 nm**

**Figure 3-6: Contour Map of unrecessed AIGaN/GaN sample.** Figure 3-7: Contour map of unrecessed AIGaN/GaN sample<br>The bottom 5 mm of the same is from the edge and thus is with the edge excluded. The mean thickness of the sa

study the uniformity of different recess conditions. Given that recessing AIGaN causes a reduction in carrier concentration, it is important to ensure that the access region of the capacitors is not recessed as well. Therefore, as shown in Figure 3-8, there was a 3  $\mu$ m offset between the edge of the Schottky metal and the recessed region. When extracting the depth of the etched region, the capacitance of the unetched ring was taken into account as shown in Figure **3-9.** The measured capacitance was then converted to the remaining AIGaN thickness for different etch conditions as shown in Figure 3-10.

Then, samples were processed where the AIGaN/GaN heterostructure was recessed in order to



Figure **3-8:** Schematic of recessed Schottky Diode structures. In order to prevent the access region from getting resistive, the recessed region is offset by 3  $\mu$ m from the gate metal edge. Schottky diode size was **100** pm X **100** pm while recessed region was 94 µm X 94 µm



Figure **3-9: CV** and **GV** measurement for recessed AIGaN/GaN Schottky diode. The unetched ring has a  $V_{th}$  of around -3.25V and so the measured **CV** curve shows a first step between -3.2V and **-1.7V** where only the unetched ring is on. Then, the etched region goes into accumulation and the measured capacitance reflects the capacitance of both the etched and unetched region.



Table 2: Summary of different etch conditions and calculated etch rates





power setting. The edges of the sample were etched faster than the center. This "bullseye" effect is a

common issue in plasma etching **[56]** and has been attributed to a greater concentration of etch species

at the edge of the sample **[57],[58].**



**Figure 3-11: Contour plot showing etching nonuniformities across the sample for the ICP-50W, RF-20W etching condition. The edges etch faster than the center of the sample.**

**If** the purpose of this recess etch was to perform a gate recess, the nonuniformity seen would pose a technical challenge since non-uniformity in the AIGaN thickness results in threshold voltage variation. However, given that the objective of this etch step is to recess the AIGaN completely, this level of nonuniformity should not pose a problem as long as there is some overetching done to ensure that all the AIGaN is recessed.

The next set of experiments dealt with the impact of Ar plasma precleans on the ohmic contact formation. Ar based plasma has been used for etching through native oxide in silicon devices **[59], [60].** Sputtering tools typically allow for performing a plasma preclean and given that some damage has been reported to facilitate the formation of ohmic contacts, it is reasonable to expect some improvement. In addition, an Ar clean might help etch some native oxide that would have formed between the time when wet **HCI:DI** dip is completed and the AIGaN/GaN sample is loaded into the load lock. Therefore, two samples were fabricated where the AIGaN/GaN stack was recessed **30** nm. Then, one sample had a **5** min, **1.5** mTorr, 35W Ar plasma clean while the other sample did not have a plasma clean. As seen in

Figure **3-12,** the contacts that had been precleaned with the Ar plasma exhibit Schottky characteristics while the non-precleaned samples are ohmic.



Figure 3-12: Differences in I<sub>ds</sub> vs. V<sub>bias</sub> for circular TLM structures with a gap of 30 µm. Both samples were annealed at 600°C **for 5 min and were recessed for 30 min with a target depth of 30 nm**

In order to study the origin of the degradation in ohmic contacts, XPS studies of AIGaN/GaN samples were conducted where the samples were either just acid cleaned, acid cleaned and recessed with the SiCl<sub>4</sub> plasma used for ohmic recessing and finally acid cleaned, recessed and subjected to a 5 min Ar plasma clean in the sputtering tool. The objective is to see the change in material composition as a function of these processes. It would be ideal to calculate the Ga ratio to **N** ratio from XPS measurements. However, when using an **Al** Ka X-ray source, the presence of the resulting Ga LLM Auger line in the proximity of the N1s peak makes it difficult to deconvolve the two signals **[61].** Therefore, it is difficult to accurately determine the **N** concentration in GaN without careful calibration. However, any reduction in nitrogen concentration will result in an increase in oxygen concentration since dangling Ga bonds will bond with ambient oxygen in the air **[53].**


Figure **3-13:** Nis scan for unrecessed sample. The presence of the Ga LMM line makes it difficult to determine the contribution of the Nis line to the measured signal which in turn adds to the ambiguity of the measurement.





Figure 3-14: Nis scan for recessed sample. Nis peak is more Figure **3-15:** N1s scan for recessed sample with **5** min Ar

pronounced before the Ar clean. clean. clean. Clean. N1s peak is less pronounced after the Ar clean. This is indicative of a reduction in nitrogen on the GaN surface.

Figure **3-13** and Figure 3-14 show that the Nis scans of the unrecessed and recessed samples

without the Ar clean are very similar. However, as seen in the contrast between Figure **3-13** and Figure **3-15,** performing an Ar sputter clean causes the N1s peak to get smaller. When the sample is bombarded with Ar plasma, it is easier for the liberated N atoms from GaN to form N<sub>2</sub> and to get pumped away. In contrast, the remaining Ga atoms are much heavier and thus they remain on the

surface. When the sample is then unloaded for performing XPS measurements, the dangling Ga atoms oxidize and thus the oxygen content increases on the surface.



Both the recessed and unrecessed samples have similar Ga3d and Ols scans in terms of counts and also in terms of the chemical bond states as seen in Figure **3-16** to Figure **3-19.** On the other hand, the sample exposed to Ar plasma in the sputtering tool looks very different. First of all, there is no secondary peak at around a binding energy of 540 eV. Secondly, the Ols peak is a lot more prominent in the samples that had been exposed to the Ar plasma (Figure **3-20).**



**Figure 3-20: Ols for recessed + Ar cleaned sample. Note that Figure 3-21: Ga3d for recessed + Ar cleaned sample the Ols peak is a lot more prominent than the Ols peaks for the samples that had not been exposed to the Ar plasma.**

**By** calculating the areas of the peaks and normalizing with respect to the relative sensitivity

factors, it is possible to look at the ratio of Ga to **0.** The sample that has been subjected to the Ar

plasma has the lowest Ga:O ratio of **1.08** while the other two samples have a Ga:O peak ratio of greater

than **6.5.** This is indicative of a very significant oxidation of the sample that had been exposed to the Ar

plasma



**Table 3:** XPS **Summary of Ga:O ratios for different sputtering conditions**

#### **Summary**

In summary, TXRF contamination studies showed that processing GaN wafers through the **CMOS** compatible **ALD** tool did not contaminate the tool as evidenced **by** the absence of contaminants such as iron and gallium found on silicon wafers processed after the GaN wafer. Then, in order to facilitate a gate first process, Ti/Al based low temperature ohmic contacts were developed for the AIGaN/GaN

HEMT. While the optimized ohmic contact resistance is relatively high, it is low enough for performing

**CV** measurements and for characterizing long gate length annular FETs.

## **Chapter 4 Gate First Process vs. Ohmic First Process**

In this chapter, the difference between gate first and ohmic first processing is explored. First, the process flows will be described. Then, the two samples will be compared with respect to high bias **CV** measurements. Following that, the role of cleaning in explaining the difference between the gate first and the ohmic first samples will be studied.

## **Process Flows**

Both gate first and ohmic first samples were processed using AIGaN/GaN/sapphire HEMT samples grown **by** Dr. Richard Molnar of MIT Lincoln Laboratories. The mask was designed so that device isolation was not necessary. This necessitated the use of circular TLM structures, annular FETs and ring capacitors. The basic schematics of the process flow used to fabricate the gate first samples can be found in Figure 4-3



(a) **(b)**

**Figure 4-1: HEMT structure used for processing gate first and ohmic first samples**

Figure 4-2: (a) Annular FET structure with  $L<sub>z</sub> = 50 \mu m$ . (b) 100 X 100  $\mu$ m **capacitor structures used for CV measurements**





The starting substrate for the gate first process is shown in Figure 4-1. After the pieces were cleaved, the samples were dipped in H<sub>2</sub>SO<sub>4</sub>:H<sub>2</sub>O<sub>2</sub> (3:1) (piranha mixture) for 10 min. This clean helps clean organic contamination and some metallic contamination. It has also been reported to yield good results for A1203/nGaN capacitors due to the resulting reduction in surface roughness **[62].** Then, after the sample was rinsed in **DI** water for 2 min, the sample was dipped in **HCI:DI (1:3)** for **1** min. The purpose of this clean is to etch any surface oxide that might have grown after the piranha clean **[63].** It is also intended to remove any sodium ion contamination that might be present on the sample **[35].**

Following the clean, the samples were loaded into the Cambridge Nanotech **ALD** tool with the chuck temperature set to 250°C. Before the samples were loaded and cleaned, a piranha cleaned new p-Si wafer was loaded into the chuck of the ALD chamber and 20 nm of Al<sub>2</sub>O<sub>3</sub> was deposited in the chamber. The A $12Q_3$  helps blocks any mobile ions that might be present in the tool while using a new piranha cleaned wafer as the piece holder also helps ensure that the chamber is clean. Then, once the sample is loaded into the chamber, the sample is heated up to **3000C** and held at **3000C** for **10** min in order to desorb any water that might be present and to stabilize the chuck temperature. After the temperature stabilization, the sample is subjected to **3** min of 03 and then the **ALD** deposition starts. The role of ozone in preparing the sample will be discussed later. The two precursors for the deposition was trimethylaluminum (TMA) and **DI** water and the deposition was **DI** first. The deposition conditions are detailed in Table 4



Table 4: Al<sub>2</sub>O<sub>3</sub> Deposition Recipe

Following the **ALD** deposition, the sample was loaded immediately in the sputtering tool in order to sputter Mo. The gate was sputtered instead of patterned by liftoff since exposing Al<sub>2</sub>O<sub>3</sub> to TMAH containing developers causes **A12 03** to etch. This was verified experimentally **by** dipping **A120 <sup>3</sup>** in AZ422

and **OCG** 834, the TMAH containing developers used for developing positive and negative photoresists used in TRL, as shown in Figure 4-4. Mo was chosen as a gate metal for the following reasons

- Like tungsten (W) and unlike nickel, molybdenum etches readily in an  $SF_6$  plasma. Using an  $SF_6$ plasma is desirable since it is very selective to Al<sub>2</sub>O<sub>3</sub> [64].
- Molybdenum etches much slower than tungsten in nanostrip, a sulfuric acid based cleaning solution that is used to clean organic contamination. The etch rate of molybdenum is slow enough to allow for using a nanostrip clean. This is key for ensuring cleanliness on the sample after lithography steps.
- Like nickel, molybdenum has a relatively large work function of 5 eV [65].





**100** nm of Mo was sputtered using an **AJA** International **ATC-1800** (referred to as the **AJA-TRL)**

tool. The deposition conditions for the Mo deposition are listed below in Table **5.**



**Table 5: Deposition conditions for sputtered Mo**

Then, gates were patterned **by** performing photolithography and **by** etching in an **SF6** based plasma. Following the gate patterning, a 200 nm thick  $SiO<sub>2</sub>$  interlayer dielectric (ILD) layer was deposited **by PECVD.** The purpose of the ILD layer was to protect the core device from subsequent etching steps. The ILD layer was etched **by** a BOE **7:1** wet etch in the contact regions and then the AIGaN layer was recessed using the SiCl<sub>4</sub> ICP etch described in Table 2. Given that the SiCl<sub>4</sub> ICP etch has been reported to leave behind some SiO2 residual films **[66],** the sample was dipped in **50:1** DI:HF for 30s, rinsed in **DI** for 2 min, dipped in **HCI:DI (1:3)** for **1** min and rinsed in **DI** for 2 min. The dilute HF dip was intended to remove residual SiO<sub>2</sub> layer without etching the SiO<sub>2</sub> ILD layer [64]. Then, 20 nm Ti/500 nm Al ohmic contacts were sputtered and then patterned **by** using a **BCI3/Cl <sup>2</sup>**dry etch. After the ohmic patterns were etched and the photoresist was stripped with a combination of a solvent clean and two minute nanostrip\* dip, the sample was annealed at **550\*C** for **5** min given that this annealing condition was identified as being optimal (Figure **3-5).** Finally, the ILD layer was etched open **by** using buffered oxide etch (BOE **7:1)** on top of the gate contact in order to be able to probe it.

The ohmic first process flow was simpler because the ohmic metals were lifted off as opposed to sputtered and etched. This eliminated the need for an ILD layer. In addition, given that the ohmic anneal was performed at **800\*C,** it was not necessary to perform an ohmic recess. Figure 4-5 shows a schematic of the ohmic first process flow.



**1)** Deposit Ti/Al/Ni/Au ohmic metals AlGaN **by** using e-beam evaporation. Ohmic metals are patterned **by** GaN using a liftoff process

> 2) Anneal at 800°C for 30s in N<sub>2</sub> ambient in order to form ohmic contacts.



**1 1 Mo 1 1 3) After wet clean, deposit 20 nm A120 3 by ALD** and then sputter **100 Al'2** nm Mo for a gate metal. Given that AlGaN ohmic metals are present, the wet clean is not as aggressive.as for GaN the gate first process



4) Etch Mo gate **by** using **SF,** plasma dry etch. This is selective to Al<sub>2</sub>O<sub>3</sub>. Then, etch off Al<sub>2</sub>O<sub>3</sub> from ohmic contacts. Anneal in forming GaN gas at 400°C for 5 min

#### **Figure 4-5: Ohmic first process flow**

The same wafer, as described in Figure 4-1, that was used for the gate first process flow was also used for the ohmic first process flow. After the sample was cleaved, it was cleaned **by** dipping in piranha for **10** min, rinsing in **DI** for 2 min, dipping in **HCI:DI (1:3)** for **1** min and rinsing again in **DI** for 2 min. Then, photolithography was done for doing ohmic metal liftoff and following a **5** min 02 ashing step and a **1** min **DI:HCI** dip, Ti(200 A)-AI(1000 A)-Ni(250 A)-Au(500 **A)** ohmic metals were deposited **by** e-beam evaporation. After the ohmic metals were lifted off, the sample was cleaned **by** performing a standard solvent clean consisting of sonication in acetone, methanol and isopropanol. However, the solvent clean is not enough to fully remove the residue as shown **by** the atomic force microscopy (AFM) scans of

a GaN substrate with photoresist that was stripped **by** a standard solvent clean (Figure 4-6 and Figure

4-7).



**Figure 4-6: Bare AIGaN/GaN substrate before photoresist. AFM image courtesy of Dr. Yiqun Liu of Harvard University.**



**Figure 4-7: AFM scan of AIGaN/GaN surface after AZ422 image reversal resist was spun on, baked at 80\*C to harden the resist as per standard processing protocol and then stripped by an acetone, methanol and isopropanol solvent clean. There is still a substantial amount of residue left behind. AFM image courtesy of Dr. Yiqun Liu of Harvard University.**

In order to remove some of the remaining resist residue, the sample was dipped in nanostrip for 2 min. Given that nanostrip slowly etches Ni, the length of the nanostrip clean step was limited to 2 min. The sample was annealed at 800°C for 30s in an N<sub>2</sub> ambient in order to form ohmic contacts. Then, pre-ALD cleans were performed. Given that ohmic metals were already present on the sample, the pre-ALD cleans that are performed on the ohmic first sample were more limited in cleaning effectiveness. For example, it was not possible to perform a piranha clean on these samples. Therefore, the sample was dipped in nanostrip for 2 min, rinsed in **DI** for 2 min, dipped in **HCI:DI (1:3)** for **1** min and finally rinsed in **DI** for 2 min before loading into the **ALD.** Again, the nanostrip was intended to help remove organic contamination while the **HCI:DI** dip was intended to remove any mobile ion contamination and etch any remaining surface oxide. 20 nm of  $Al_2O_3$  was deposited on the ohmic first

sample at the same time as the gate first sample and details of the **ALD** deposition conditions can be found in Table 4. Following the oxide deposition, the sample was loaded into the **AJA-TRL** sputtering tool in order to sputter **100** nm Mo. Deposition details are given in Table **5.** The Mo gates were patterned by etching in an SF<sub>6</sub> plasma and then after the photoresist was stripped by a combination of a solvent clean and 2 minute nanostrip clean, the sample was annealed for 5 min at 400°C in a forming gas ambient.

## **High Bias CV Characterization**

Capacitance voltage measurements were used in order to characterize the AIGaN/ **A12 03** interface for both the gate first and ohmic first samples. It is necessary to apply a large enough bias to inject carriers from the **2-DEG** into the oxide-AIGaN interface **[18],[67]. By** varying the measurement frequency, it is possible to probe different trap levels and therefore, the frequency dispersion in high bias **CV** measurements is correlated to trapping. The emission time constant of electrons from interface state states is given by (1)[18].  $\tau$  is the emission time constant,  $v_{th}$  is the thermal velocity of electrons,  $\sigma_{th}$  is the capture cross section of electrons and  $N_c$  is the effective density of states in the conduction band.

$$
\tau = \frac{1}{(v_{th}\sigma_{th}N_c)} \exp\left(\frac{E_T}{kT}\right), v_{th} = \sqrt{\left(\frac{8kT}{\pi m^*}\right)}, \sigma_{th} = 1 \times 10^{-14} cm^2, N_c = 4.3 \times 10^{14} T^{\frac{3}{2}} cm^{-3}
$$
 (1)



Figure 4-8: Schematic illustrating charge injection from 2- **DEG** into AlGaN/oxide interface



Figure 4-9: **A** comparison of the carrier concentration measured **by** Hall measurements vs. **CV** measurements. Hall measurements only capture carriers in **2-DEG** while the measurements from **CV** measurements capture both carriers in **2-DEG** and carriers injected into the AIGaN region

Figure 4-10 shows the expected trap energies necessary for traps to interact with a given measurement frequency at **25\*C.** Figure 4-11 shows an example of a capacitor with interface traps and the resulting frequency dispersion in the forward bias region.







**CV** measurements were performed **by** using the capacitance measurement unit on the Agilent

**B1505A,** which has a frequency range from **1** kHz to **5** MHz. Probing deeper traps required alternative techniques and there were several options for probing deeper trap levels. One option was to use a

combination of a lock-in amplifier coupled with a function generator to apply a small **AC** signal and a current amplifier to convert the current into a voltage that a lockin amplifier can measure. Such a setup was evaluated as a possibility to measure low frequency **CV** measurements. However, while the absolute magnitude of the impedance was measured correctly for a range of frequency from **10** Hz to **<sup>1</sup>** kHz, the phase measurements were not accurate. For example, as seen in Figure 4-12, the phase at a bias voltage of **0** V was measured to be around **35\*** as opposed to something closer to **90\*.** As a result, the extracted capacitance was underestimated **(10.5 pF** vs an actual value of 22 **pF)** as seen in Figure 4-13 and the extracted conductance looks like what a **CV** measurement would look like (Figure 4-14)



**Figure 4-12: Measured voltage and phase. Note that the measured phase is 36 degrees at a bias of OV, which suggests that the impedance is more real than imaginary. The measurement frequency is 1 kHz for this measurement**



**Figure 4-13: Extracted capacitance from lock-in measurement. Figure 4-14: Extracted Conductance from lock-in The measured capacitance is roughly a factor of 2 lower than measurement. Given that the shape of this** what the actual value should be. **conductance sweep looks like the CV measurement**, it's



**clear that the phase is incorrect.**

Therefore, a more promising solution is to perform quasi-static **CV** measurements. Quasi-static *dv* measurements are based on the principle that  $I_{meas} = C \frac{dV}{dt}$ . M. Kuhn first demonstrated this technique **by** applying a linear ramp on a capacitor and measuring the displacement current **[68].** However, leakage current can distort the quasi-static **CV** measurement. There are several approaches to account for the leakage current. One approach is to simply perform voltage ramps in both directions and to subtract the difference between the positive sweep and the negative sweep as reported **by** Monderer et al. **[69]. A** second approach, which has been implemented **by** Hewlett Packard/Agilent in the 4155/4156 semiconductor parameter analyzer, is to sample leakage current after a small sweep and to subtract the leakage current in order to get the capacitance value **[70].**

The Agilent B2902A **SMU** unit that was used for the **QS-CV** measurements did not have a built-in **QS-CV** measurement function and therefore, a custom **QS-CV** program to control the unit was written in Matlab<sup>®</sup>. For the purpose of this study, a hybrid approach where the voltage was swept in a positive and negative direction for small **250** mV steps was used. The timing of the voltage sweep and an example of the resulting measured current is detailed below in Figure 4-15. There are two key benefits

of using the hybrid approach. First, the hybrid measurement allows for compensating for the leakage either **by** subtracting the difference between positive and negative sweeps or **by** subtracting the measured leakage current from the current during the sweep since all the necessary data points for implementing either approach were recorded. Second, the positive-negative sweep compensation resulted in less noisy **QS-CV** measurements at low ramp rates. Both the positive-negative differential compensation scheme and the leakage compensation scheme result in similar **QS-CV** measurements at a fast **QS-CV** rate of **5** V/s as seen in Figure 4-16. At lower sweep rates **(1** V/s and slower) though, the positive-negative differential compensation scheme yield **QS-CV** measurements that are significantly less noisy than the **QS-CV** measurements with leakage compensation as seen in Figure 4-17. The origin of the noise in the leakage compensation scheme is believed to be due to noise in the leakage measurements. The leakage currents for these capacitors were in the **pA** range which was close to noise floor of the combined probe station **+ SMU** and therefore are more susceptible to noise. On the other hand, the measured currents when the voltage was being swept was around 120 **pA** even for the slow **0.75** V/s sweep and therefore above the noise floor.





Figure 4-15: Quasi-Static measurement scheme utilized for this work. **By** sweeping positive and negative and **by** having hold steps, it is possible to compensate for leakage current **by** either subtracting the negative sweep from the positive sweep or **by** subtracting the measured current from current measured **.** This sweep has a rate equal to **5** V/s.

Figure 4-16: Quasi-Static **CV** measurement for a gate first capacitor with two different compensation schemes. Both the positive **-** negative differential sweep leakage compensation and the leakage compensation show very similar results when the **QS-CV** sweep rate is set to **5** V/s.



Figure 4-17: When the **QS-CV** sweep rate is lowered to **0.75** V/s, the **QS-CV** measurement using leakage compensation shows significantly show more noise than the **QS-CV** measurement using positive-negative sweep compensation. This is the same capacitor measured in Figure 4-16. In order to reduce the measurement noise, the positive-negative sweep compensation was used to account for gate leakage in these measurements.

**CV** measurements for capacitors from both the ohmic first sample and the gate first sample are

plotted in Figure 4-18 and Figure 4-19.



Figure 4-18: Ohmic first transistor that shows the best forward bias dispersion behavior. Note the extensive dispersion between the **1** MHz signal and the slowest **QS-CV** measurement curve



Figure 4-20: Forward Charge is used to quantify the amount of measured charge at forward biases. Looking at the evolution of forward charge as a function of frequency gives an indication of the dispersion behavior.



Figure 4-19: Representative gate first transistor shows significantly less dispersion behavior than the ohmic first transistor shown in Figure 4-18



Figure 4-21: Forward Charge, as defined in Figure 4-20, vs frequency for gate first and ohmic first capacitors. Note that gate first capacitors show significantly less dispersion than ohmic first capacitors. Also note that the variation across the sample for the ohmic first sample is much larger than the gate first sample.

In order to quantify the amount of frequency dispersion seen in **CV** measurements, the

measured **CV** curve was integrated from OV to the maximum bias, which was set to **5** V for these measurements (Figure 4-20). The **QS-CV** measurement sweeps were translated into an associated *SweepRate* [28]. As seen in the error bars shown in Figure *frequency* by the following expression:  $f_{osc} = \frac{SweepRate}{2\pi V_{osc}}$  [28]. As seen in the error bars shown in Figure

4-21, the ohmic first sample has more extensive variation across the sample than the gate first sample.

As shown in Figure 4-22, there is particular spatial pattern where the center of the ohmic first sample shows less dispersion than the edges of the sample. As will be explained later, the origin of the spatial variations in the ohmic first sample is believed to be due to organic contamination. When photoresist was spun on this sample for lithography, the resist on the edges was slightly thicker and thus contributed to the spatial variations.



Figure 4-22: Scatter Map of C<sub>max</sub> as measured at f=1 kHz and T = 25°C. Capacitors on edge show much more dispersion than **in the center as evidenced by lower measured capacitance.**

**A** key challenge with interpreting the **CV** dispersion data is that the series resistance due to the AIGaN layer can help distort the measured value of capacitance. As the measurement frequency increases, the relative ratio of impedance of the capacitive component to the impedance of the series resistance drops. Since the impedance analyzer models the impedance as a two component circuit with a real component and an imaginary component, the measured capacitance drops to compensate for the increase in the real component.



**Figure 4-24: Contour plot showing how the time response of a trap changes as a function of temperature and measurement frequency. Lines indicate equidistant trap levels. This** is calculated for  $\sigma_{\text{th}} = 10^{-14}$  cm<sup>2</sup> using the expression in (1).

Performing **CV** measurements at elevated temperatures yields additional information for the following reasons. First, increasing the temperature allows for probing traps that are further away from the conduction band. At the same time, varying the temperature can allow for measuring the same trap energy **by** using different **CV** measurement frequencies. The relevant trap energies can be correlated to both **CV** measurement frequency and measurement temperature **by** the expression in **Eq(1).** As seen in Figure 4-24, a trap that interacts with a **1** kHz at **300** K will also interact with a **1** MHz **AC** signal if the temperature is 450 K. Therefore, if the AlGaN series resistance shown schematically in Figure 4-23 is negligible, then the forward charge measured at **1** kHz at **300** K will be equal to the forward charge measured at 1 MHz at 450K. On the other hand, if the AIGaN series resistance is dominant, then the measured forward charge measured at **1** MHz at 450K will be lower than the measured forward charge

at **1** kHz at 300K since the measured capacitance at 1 MHz will be smaller. Therefore, performing **CV** measurements with a combination of different frequencies and temperatures can help identify the contribution of series resistance on the measured forward charge. Both the gate first and ohmic first samples were measured at 25°C, 85°C, 145°C and 205°C with measurement frequencies ranging from 1 kHz to 1 MHz.





**Figure 4-25: Forward Charge as a function of Temperature** Figure 4-26: Forward Charge vs calculated trap energy for<br>
and Measurement Frequency for ohmic first capacitor. The entergo-proposentative ohmic first capacitor. C

representative ohmic first capacitor. CV measurement **frequency ranged from 1 kHz to 1 MHz. Measurement temperature ranged from 25\*C to 205\*C**

measurement temperature for a representative ohmic first capacitor. Series resistance is still playing a role given that the forward charge measured at **1** kHz at 300K is greater than the forward charge measured at **1** MHz at 478K despite the latter corresponding to deeper traps. **If** series resistance were not playing a role, then the plot of E<sub>T</sub> vs forward charge shown in Figure 4-26 for different measurement temperatures would overlap with each other completely.

Figure 4-25 shows the evolution of the measured forward charge as a function of frequency and

**A** contour plot of forward charge vs frequency and measurement temperature is shown for a representative gate first capacitor in Figure 4-27. The role of series resistance is even more pronounced than for the ohmic first sample as seen **by** the contours. The forward charge only shows a pronounced frequency dependence and minimal temperature dependence. As seen by the  $E_T$  vs forward charge plot in Figure 4-28, the maximum forward charge did not change appreciably **by** increasing the temperature. In contrast, for the ohmic first capacitor, the forward charge increased as a function of temperature, meaning that there was greater interaction with deeper traps **by** increasing the temperature. Therefore, it is apparent that the frequency dispersion seen in the gate first samples are more a function of series resistance as opposed to trapping.





**capacitor, the forward charge is only dependent on the on the measurement frequency measurement frequency.**

Figure 4-27: Measured forward charge for different Figure 4-28: Plot of forward charge vs calculated trap energy. **frequencies and temperatures. Unlike the ohmic first Note that the forward charge is overwhelmingly dependent**

#### Identifying origin of difference between gate and ohmic first processes

difference is that the ohmic first sample was subjected to an 800°C anneal while the maximum temperature that the gate first sample was subjected to was a **550\*C, 5** min anneal. The second key difference is that the ohmic first sample was not subjected to a piranha clean given that ohmic metals were present while the gate first samples were subjected to a piranha clean. Finally, the ohmic first sample had a surface that was exposed to photoresist before performing an ohmic anneal. In order to study the impact of annealing temperature, gate first samples were fabricated where before starting the rest of the process, the bare sample was annealed at 800°C for 30s. Then, the rest of the gate first processing was performed.

There are three key differences between the gate first and the ohmic first samples. The first





**Figure 4-29: Representative gate first capacitor that had been** Figure 4-30: The gate first capacitor that had been **annealed at 800\*C before starting a gate first process annealed shows similar forward bias dispersion**



**CV** measurements for a representative gate first capacitor that had been pre-annealed (Figure 4-29) display low frequency dispersion at positive biases just like the gate first capacitors that were not pre-annealed as shown earlier in Figure 4-19. The change in forward charge as a function of frequency shows that the gate first samples, regardless of whether they were pre-annealed or not, have much lower frequency dispersion than the ohmic first sample (Figure 4-30). These results seem to rule out high temperature processing as a key cause of the **CV** frequency dispersion seen in the ohmic first samples.

The difference in surface cleaning between the gate first sample and the gate last sample was another potential cause for the ohmic first samples' **CV** frequency dispersion. However, in order to perform wet piranha wet cleans before depositing the gate dielectric, the ohmic metals needed to be covered by a protective layer. Standard plasma enhanced chemical vapor deposition (PECVD) SiO<sub>2</sub> and SiN deposited **by** the **STS-CVD** tool were found to have too many pinholes to adequately protect the ohmic metals from a piranha clean. However, Tetraethyl orthosilicate (TEOS) SiO2 deposited **by** the Oxford-100 tool was found to be conformal and also allowed for performing piranha cleans given the lack of pinholes in the oxide.

As stated earlier, the ohmic first sample was exposed to photoresist before performing the ohmic anneal. This discrepancy can be resolved **by** fabricating samples with a protective insulating layer before starting any processing **[71].** In order to account for both the surface protection aspect and the difference in pre-ALD cleans for the gate first and ohmic first samples, four different samples were fabricated. Two of the samples had a protective  $SiO<sub>2</sub>$  layer deposited before the ohmic metals were pattered with liftoff. After the ohmic anneal was done, one sample with the pre-metallization oxide and one sample without the pre-metallization oxide had 250 nm thick TEOS SiO<sub>2</sub> layer deposited on top of the ohmic metal in order to allow for a pre-ALD piranha clean. The other two samples did not have this protective oxide layer on top of the ohmic metals and thus were were cleaned **by** using nanostrip for 2 min as part of the pre-ALD clean. **A** process flow for the four samples is illustrated in Figure 4-31





Figure 4-32: (a) This is a schematic showing a SiO<sub>2</sub> surface **protection layer deposited before ohmic metals are** deposited. (b). This schematic shows a SiO<sub>2</sub> layer that is **deposited after the ohmic anneal and then patterned in order to remove the oxide from the gate region**

**Figure 4-31: Process flow for ohmic first samples with different combinations of a pre-anneal oxide and post anneal oxide**



Table 6: All four Ohmic First samples fabricated with different combinations of TEOS SiO<sub>2</sub> and resulting process attributes

As shown in Figure 4-33, performing a piranha clean on a sample that had been exposed to photoresist before annealing can cause a drastic improvement in the interface as determined **by** forward bias **CV** measurements. As seen **by** the lower frequency dispersion for the two samples with surface protection layers (Figure 4-34) than the Post-Oxide sample that was cleaned with piranha before **ALD** deposition, it is more effective to protect the surface with an oxide layer than to clean it afterwards with a piranha clean



**Figure 4-33: Comparison of an ohmic first capacitor with a PostOxide ohmic first capacitor. Both samples were exposed to photoresist before the SOOT ohmic anneal. The PostOxide OF capacitor shows a superior interface due to use of piranha mixture to get a more aggressive pre-ALD clean than the ohmic first sample.**



**Figure 4-34: Forward Charge vs Frequency for all ohmic first capacitors. Samples that had a protective oxide layer before ohmic annealing exhibit signs of a slightly better interface. All samples with either a pre-anneal protective oxide layer or a pre-ALD piranha clean show drastically better frequency dispersion behavior and uniformity than the ohmic first sample.**

#### **Summary**

To summarize, forward bias **CV** measurements were performed in order to compare capacitors fabricated using a gate process with capacitors fabricated with an ohmic first process where the Au based ohmic contacts were pattered by liftoff and annealed at 800°C in order to form ohmic contacts. Gate first capacitors exhibited a superior interface than the ohmic first capacitors as determined **by** the much lower frequency dispersion for the gate first capacitors. Given that capacitors that were processed using the gate first process were neither exposed to an **800\*C** anneal or were exposed to photoresist before depositing the oxide, additional experiments were performed in order to identify the key source of the difference between the gate first and ohmic first capacitors. First, gate first capacitors that had been annealed at **800\*C** before starting the gate first process were fabricated. Forward bias **CV** measurements showed that these capacitors had dispersion behavior that was similar to the gate first sample that had not been annealed which indicated that the high temperature anneal was not a cause of the degradation of the interface. Additional ohmic first samples with various combinations of protective SiO<sub>2</sub> layers that were deposited before and/or after the ohmic metals were deposited.

Samples with protective layers deposited before any other processing had an interface that was not exposed to photoresist while samples with ohmic contacts that were encapsulated by a protective SiO<sub>2</sub> layer were cleaned **by** a piranha clean before performing **ALD.** Both kinds of aforementioned samples showed a superior interface than the samples processed **by** a standard ohmic first process. These results indicate that organic contamination due to photoresist is a key culprit for the interface degradation seen for the standard ohmic first samples.

# **Chapter 5 Transient Current-Voltage Transistor Characterization**

Capacitance voltage measurements are very useful for studying interfaces but in order to get a complete picture, it is necessary to look at the transistor behavior as well. Samples using the gate first process will be compared with samples processed with an ohmic first process in order to see how a poor interface translates into transistor performance. Transistors in this section will be characterized **by** the following techniques.

- Drain Lag Pulsed IV measurements. These measurements involve performing pulsed IV measurements where the evolution in  $I_D-V_{DS}$  measurements is seen as a result of applying large drain biases while the device is pinched off. These bias conditions occupy traps in the drain access region which are the cause of the current collapse phenomenon.
- Positive Gate Transient current measurements. These measurements involve applying positive gate pulses and looking at the recovery in drain current as populated traps detrap.
- Positive Gate Pulsed IV measurements. These measurements involve performing pulsed-IV measurements where the evolution in  $I_D-V_{ds}$  and  $I_D-V_{gs}$  measurements is seen as a result of applying positive gate pulses. These measurements help build upon information gleaned from positive gate transient current measurements.

#### **Drain Lag Pulsed IV Measurements**

Current collapse in GaN based devices is a well-known phenomenon where the drain current measured under **DC** conditions is much larger than the drain current measured under switching conditions **[72].** Current collapse in GaN based devices has been attributed to trapping that occurs in the drain access region when large fields are applied at the drain **[72].** It has been a major reliability concern and has been partially addressed **by** depositing passivation layers like SiN and **A12 03** in order to passivate surface states that are present on the AIGaN surface **[73],[12].**

In order to characterize current collapse, an Auriga **AU4750** measurement system was used in order to perform drain lag measurements where the gate was pinched off and successively larger drain voltages were applied. The current was measured 200 ns after transitioning from a stress step where the gate is pinched off and a large drain voltage is applied as illustrated schematically in Figure **5-1.** As the drain voltage during the stress step increases, an additional number of traps in the drain access region get occupied and the drain access resistance increases. This results in an increase in the saturation voltage and an increase in R<sub>on</sub> as shown in Figure 5-2. As can be seen in Figure 5-3, the gate first transistor shows minimal current collapse in comparison to the ohmic first transistor which indicates that the surface of the gate first transistor is better passivated than the ohmic first transistor. This is consistent with the superior interface was seen from **CV** measurements.



**Figure 5-1: Schematic explaining origin of current collapse in drain lag measurements. When the gate is pinched off and** large  $V_{ds}$  is applied, electrons are injected into the drain **access region. This in turn causes the 2-DEG in the drain access region to get partially depleted. The increase in Raccess** means that a larger V<sub>ds</sub> needs to be applied for the intrinsic **transistor to go into saturation.**



**Figure 5-2: An example of drain lag, pulsed IV measurements on an ohmic first transistor. As the quiescent drain bias** increases, R<sub>access</sub> increases and therefore, R<sub>on</sub> increases and **the saturation voltage for the transistor increases as well.**



**Figure 5-3: Comparison of gate first and ohmic first transistors.**

#### **Transient Current Measurements**

As seen earlier, forward bias **CV** measurements give an indication for the quality of the interface. However, due to the impact of series resistance, it is difficult to determine the impact of series resistance which can lead to an overestimate of the total number of traps present. Therefore, a technique which allows for directly charging traps and measuring their impact **by** looking at the decay in current allows for direct confirmation of both the number of relevant traps and their time constants. Such a measurement technique is very similar to negative bias temperature instability **(NBTI)** measurements that are performed on PMOS Si devices in order to study threshold voltage instability [74]. In order to capture short term transients, a measurement setup that allows for both short term, high speed sampling and long term sampling is desired for **NBTI** measurements. Similar high speed transient measurements have been performed on GaN based devices as well. Lansbergen et al. studied the change in V<sub>th</sub> in D-Mode AlGaN/GaN MISHEMTs by applying a square wave in order to switch the device on and off and by looking at the different in  $V_{th}$  [75].



Figure 5-4: Schematic of the measurement sequence for transient IV measurements. The transistor is biased with V<sub>ds</sub> = 50 mV in **order to ensure low lateral fields and to avoid detrapping due to transistor self-heating.**

In order to capture fast dynamics, it is not enough to use a conventional source measurement unit since the fastest sampling time with reasonable accuracy is still 200 ps. As suggested **by** Lagger et al., it is necessary to use an oscilloscope in order to capture fast transients in GaN based MIS-HEMTs on the order of 1 ps **[76].** Therefore, as sketched out below in Figure **5-5,** a combination of an oscilloscope and a semiconductor parameter analyzer allowed for both fast sampling immediately after the pulse and low noise, long term sampling. **A** Stanford Research System SR **570** current amplifier was used in order to convert the source current to a voltage that was in turn measured **by** both the oscilloscope and **by** <sup>a</sup> channel of the Agilent B2902A **SMU.** The drain bias was set to **50** mV for several reasons. First, the low  $V_{ds}$  value ensured that the lateral field between the source and drain was uniform in comparison to the vertical field. Second, the low V<sub>ds</sub> and the resulting low power dissipation ensured that the device temperature was controlled **by** the chuck. Finally, the current amplifier was limited to a current of **1** mA, which also necessitated the low  $V_{ds}$ .





Figure 5-6:  $I_{ds}$  and  $V_{gs}$  as captured by the oscilloscope. The **Vgate** at the pulse was 5V while the base voltage was OV in this measurement.

Figure **5-5:** Schematic for transient current measurements



Figure **5-7:** Timing Schematic for Transient current measurements. Time refers to the time after the **5V** pulse seen in Figure **5-6. By** using a combination of an oscilloscope and two different SMUs sampling at different rates, it's possible to capture transient behavior across eight or more orders of magnitude.

After applying a 200 µs pulse, the current drop, as defined in Figure 5-6, resulted from charging

traps. As shown **by** Figure **5-7,** the transient behavior after the high voltage pulse can be capture across

timescales ranging from 1 µs to 100 s. In order to see the impact of electric field on the recovery, V<sub>base</sub>

ranged from **-6V** to OV. In addition, the samples were measured at four temperature points ranging from **25\*C** to **205C** in order to study the thermionic nature of the trapping. As seen in Figure **5-8,** the absolute value of the current drops as a function of temperature due to the decrease in mobility. Therefore, in order to ensure that the impact of temperature is taken into account, the drop in current needs to be normalized with respect to the drain current at **Vgs =** OV before any pulses. Therefore, the percentage change in current, as plotted in Figure **5-9,** is proportional to the number of carriers in the 2- **DEG** that are depleted **by** the trapped electrons.



**Figure 5-8: Change in current vs. Time for T = 25\*C and T=145\*C for an ohmic first sample. The absolute value of the change in current drops because of the drop in electron mobility. Therefore, the change in current needs to be normalized with respect to the absolute value** There are two components of the current recovery mechanism after the positive gate pulse is

applied. As seen in Figure **5-9,** the ohmic first sample exhibits a clear temperature dependence on the recovery. **By** increasing the temperature, the slope of the recovery increases. This is consistent with the temperature dependence on the **CV** measurements seen for the ohmic first sample. In contrast, the gate first sample does not exhibit a strong temperature dependence on the slope of the recovery. This is consistent with a tunneling based recovery mechanism **[77]** given that tunneling based recovery mechanisms show relatively low temperature independence **[78].** This is also consistent with the relative temperature independence of the **CV** measurements of the gate first sample.



**Figure 5-9: Change in normalized current vs. time after +5V gate pulse for both ohmic first and gate first HEMTs at** temperatures from 25°C to 205°C. The slope of the recovery for the ohmic first transistor shows much stronger temperature **dependence than that of the gate first transistor. The small temperature dependence of the gate first transistor's recovery is suggestive of a tunneling based mechanism.**

In order to quantify the temperature dependence of the transient measurements, the method of fitted time constants was utilized **[77].** The transient behavior is fitted to a sum of exponentials with different characteristic time constants, where  $\tau_n$  corresponds to individual time constants and where  $x_n$ are the weights for each of the time constants  $\tau_n$ .

$$
b(t) = \sum x_n e^{-\frac{t}{\tau_n}}
$$

In order to solve this problem in a computationally efficient manner, the fitting function was setup as a convex function and the convex solver CVX was then used **[79],[80].** The coefficients were limited to being positive only given that during the recovery step, traps are not assumed to get reoccupied. In order to prevent over fitting, an additional term,  $\eta |x|$ , was added where  $\eta$  is an arbitrary variable that

helps prioritize the amount of variation. Larger values of  $\eta$  cause peaks to smear out while smaller values of  $\eta$  cause peaks to get amplified as seen in Figure 5-10.

$$
\min(|Ax - b| + \eta * |x|), where A = \begin{bmatrix} e^{-\frac{t_1}{\tau_1}} & \cdots & e^{-\frac{t_1}{\tau_n}} \\ \vdots & \ddots & \vdots \\ e^{-\frac{t_n}{\tau_1}} & \cdots & e^{-\frac{t_n}{\tau_n}} \end{bmatrix}, x_n \ge 0
$$





Figure **5-10:** Transient current data is fitted **by** n values ranging from **0** to **30. By** increasing n value, the shape of the weights gets broader as expected. Weights are normalized in order to capture change in shape

Figure **5-11:** As the n values increased, the absolute value of the amplitudes decreased. This is a plot of the maximum amplitudes for tau values between **107** and **10-2** s.



Figure 5-12: Data and fits with different n values. All n values capture essence of dynamics but larger n values cause increasing inaccuracy for t **< 10** s and t **>** 10s



Figure **5-13** shows the fitted time constants at varying temperatures for the ohmic first device plotted in Figure **5-9.** Several peaks move towards shorter time constants as the temperature increases which is consistent with the faster recovery seen **by** increasing the temperature. Figure 5-14 shows the equivalent time constants for the gate first device plotted in Figure **5-9.** There is no clear temperature dependence on the peaks seen which is reflected **by** the lack of temperature dependence seen in the recovery current for the gate first device plotted in Figure **5-9.**

In addition to fitting time constants, it is useful to look at the rate in recovery per time decade as shown in Figure **5-16.** Plotting the recovery rate per decade helps visualize the time period where the fastest recovery is taking place. For example, the current recovers 2.3% between  $10^{-3}$  and  $10^{-2}$  s for the device in Figure **5-16.**




**Figure 5-15: Example of Fitted exponential sum. Gate First** sample with  $V_{Base} = -4V$ .



The gate voltage during the recovery step also plays a role in the recovery speed. The gate voltage during the recovery step varied from -6V to OV. **By** varying the gate voltage, the recovery rate and relevant time constants changed. As seen in Figure 5-17, a more negative V<sub>Base</sub> accelerates the rate of recovery. For  $V_{Base} = 0V$ , the greatest amount of recovery per time decade takes place between  $10^{-3}$ and  $10^{-2}$  s while for V<sub>Base</sub> = -4V, the greatest amount of recovery per time decade takes place between 10<sup>-4</sup> and 10<sup>-3</sup> s. The dependence on reverse bias on the recovery suggests that Fowler-Nordheim tunneling is involved in the post positive gate pulse recovery process. Fowler-Nordheim tunneling is based on the narrowing of the barrier [81]and by applying a more negative V<sub>Base</sub>, the effective barrier width of the **AIN** interlayer is reduced.



Figure 5-17: Bottom plot shows fitted  $\Delta I_{ds}$  vs Time for representative gate first sample. Top plot shows current recovery as a function of time as defined in Figure **5-16.** Lowering the base voltage causes a faster recovery.

The impact of the pulse voltage was looked at **by** applying successively larger gate pulses ranging from 2 V to **6V.** As can be seen in Figure **5-19,** applying a larger pulse voltage greater than 2 V caused a uniformly large degradation in the transient behavior in the ohmic first sample.



Figure **5-18:** Representative gate first transistor with successively larger values of VPulse applied during the 200 us pulse. For all VPulse values, the recovery starts at around **10-4** s. Vbase **=** OV for this measurement.



Figure **5-19:** Representative ohmic first transistor with successively larger values of V<sub>Pulse</sub> applied during the 200 us pulse. For all V<sub>Pulse</sub> values, the recovery starts at around  $10^{-4}$ s.  $V_{base} = 0V$  for this measurement.

Finally, pulses of different lengths ranging from **10** ps to **1** ms were applied to both samples to

see the impact of pulse time and to see the interaction between pulse time and recovery time as seen in

Figure **5-20** and Figure **5-21** for representative gate first and ohmic first transistors respectively. For both samples, the initial degradation is proportional to the log of the pulse width. For example, for the ohmic first transistor in Figure **5-21,** after a **10** ps, **100** ps and **1** ms **5V** pulses, the initial drops in current are **18.1%,** 21% and 24% respectively. The shapes of the recovery curves also do not vary as a function of the pulse width. For example, for all pulse widths, the gate first transistor shows the fastest recovery between  $10^{-4}$  and  $10^{-2}$  s while the ohmic first transistor shows recovery rate that is linear to the log of time after  $10^{-4}$ s regardless of the pulse width.



**Figure 5-20: Dependence on the pulse width on the transient behavior of a gate first transistor. The initial degradation varies linearly as a function of the log of pulse width. For all three pulse times, the fastest recovery/decade of time takes** place between  $10^{-4}$  s and  $10^{-2}$  s



**Figure 5-21: Dependence on the pulse width on the transient behavior for an ohmic first transistor. Note that the initial degradation varies linearly as a function of the log of the pulse width. Also note that the recovery slope is flat as a** function of the log of time after 100  $\mu$ s. This is different **from the gate first transistor (Figure 5-20) which has a large decrease from 10~4 s and 10-2 s**

The log(t) dependence seen in the ohmic first transistor in Figure **5-21** is indicative of multiple trap states that have uniformly distributed time constants **[19].** In order to demonstrate this, Figure **5-22** shows a plot of the sum  $y = \sum a_n e^{-\frac{t}{\tau_n}}$ , where  $a_n = A$ ,  $\tau_n = 10^{-4}$  ... 10s. A sum of multiple exponentials with time constants spaced out in log time will give a resulting function that is proportional to the log(t) as seen in Figure **5-22.** On the other hand, if there is a dominant time constant as shown in

Figure **5-23,** the resulting sum will have a kink and a time decade where the change per decade is the

largest. The gate first transistors shown in Figure **5-20** have a similar behavior where certain time constants are more dominant than others.



**Figure 5-22: Plot of sum of equally weighted exponentials with different t values. Note that the sum** is **proportional to log(t).**



**Figure 5-23: Example of sum where exponential with**  $\tau = 10^{-2}$ **s is weighted 5 times more than the rest of the t values. There is an appreciable kink as a result.**

#### **Transient current Recovery**

The transient current measurements involved a sequence of multiple **+5V** pulses and varying base voltages that were applied for 100s after the **+5V** pulse. In order to look at the cumulative impact of the **+5V** pulses, a number of experiments were performed both on the gate first sample and the ohmic first sample. First, the change in current was measured after **100** cycles of **5V** pulses with a base voltage of OV. Then, the change in current was measured after a combination of a stress cycle with the same **+5V** pulse and OV base voltage and a recovery cycle where a negative stress bias of **-6V** was applied for 100s. Finally, a third recovery experiment was performed where the recovery cycle involved turning the microscope light on while applying a negative bias. The probe station microscope light was limited to visible light only due to filtering from the microscope objective and optics.



**Table 7: Different conditions for long term recovery measurements**





**of pulses for the gate first sample of pulses for the ohmic first sample.**



after varying numbers of gate pulses. For both the gate first and ohmic first transistors, the first gate pulse causes the largest drop in current. For example, for the gate first transistor shown in Figure 5-24, the current drops from 0.8 mA to 0.75 mA after the first gate pulse and then after the 100<sup>th</sup> pulse, the current is **0.7** mA. The change in current is logarithmically dependent on the number of pulses which is consistent with the variable pulse time measurements which showed that the degradation was logarithmically dependent on the pulse width (Figure **5-20** and Figure **5-21).** However, after that, while there was some cumulative decay in current, the dynamic behavior did not change over time. This is consistent with the cumulative impact of **100** ns positive gate pulses as reported **by** Lagger et al. **[76].**





**cycles for gate first sample. Note that applying light during cycles for ohmic first sample. Applying light causes the** the recovery step causes the current to *increase* 

**Figure 5-26: Change in**  $I_{ds}$  **@ 100s as a function of number of Figure 5-27: Change in**  $I_{ds}$  **@ 100s as a function of number of cycles for eater first sample. Applying light causes the** 

Figure 5-26 and Figure 5-27 show the evolution in measured  $I_{ds}$  100s after the 5V pulse for

measurements cycles without any recovery, dark negative bias recovery and illuminated negative bias recovery for the gate first and ohmic first samples respectively. For both the gate first and ohmic first samples, the dark negative bias recovery was not enough to prevent long term degradation of the drain current. However, for the gate first sample, applying a negative bias while illuminating the sample with white light caused an increase in current over time while for the ohmic first sample, it allowed the current to stabilize.

However, the transient behavior, as opposed to the absolute change in current, does not show dependence on the number of pulses as seen in Figure **5-28** and Figure **5-30** for both a gate first transistor and an ohmic first transistor. Rather, it stabilizes after the first pulse. The fitted time constants also confirm this behavior in that there is no long term change in the dominant time constants as a function of the number of pulses as shown in Figure **5-29** and Figure **5-31** for the gate first and ohmic first transistors respectively.



Figure **5-28:** Contour plot showing relative change in current after **+5V** pulse as a function of time after pulse for all **100** cycles. This highlights the lack of a long term trend as a function of the number of pulses in terms of recovery.



Figure **5-29:** Contour plot showing evolution in fitted time constant tau as a function of the number of pulses. This is the same transistor from the gate first sample shown in Figure 5-28. The fitting parameter  $\eta$  = 0.3.



**100 80 60**  $-10$ 00P oct) 4;b **40** nDø 20  $10^{7}$   $10^{6}$   $10^{5}$  $10^4$   $10^3$   $10^2$   $10^1$   $10^0$   $10^1$   $10^2$ 'r **(s)**

Figure **5-30:** Contour plot showing relative change in current after +5V for ohmic first sample. Note that the transient behavior does not show any dependence on the number of pulses.

Figure **5-31:** Contour plot showing evolution in fitted time constant **t** as a function of the number of pulses. This is the same transistor shown in Figure **5-30.**

There are several reasons why illuminating samples with light might cause an increase in

current. Persistent photoconductivity was observed in AIGaN/GaN HEMTs when illuminated **by** light smaller than the bandgap of GaN **[82].** This photoconductivity was attributed to defect levels commonly associated with yellow luminescence **[83],[84], [85].** Reddy et al. showed that GaN samples without yellow luminescence do not show persistent photoconductivity **[85].** At the same time, the photoconductivity related to illumination at light energies below the GaN bandgap shows a much

slower time response than illumination at the GaN bandgap [84]. Therefore, this photoconductivity does not involve creating electron hole pairs but rather it involves slowly increasing the carrier concentration **by** exciting electrons that are found in traps associated with yellow luminescence. An alternate theory is that shining light helps detrap trapped electrons at the interface and that these traps are emptied out, the threshold voltage shifts negative **[18].**

In order to look at the impact of light illumination and bias on the resulting change in current, a set of experiments was conducted where first the sample was illuminated **by** microscope light while a bias ranging from OV to -10V was applied at the gate. Then, the illumination was turned off and the change in current was measured as a function of time with the gate voltage set to **-6V.** The measurement sequence is illustrated in Figure **5-32.** Figure **5-33** and Figure 5-34 show the measured current for representative transistors from the gate first and ohmic first transistors. For both transistors, the more negative the gate bias was during the first 100s when the light was illuminated, the greater the current was in the second 100s step when the light was off and the gate bias was set to **-6V.** In order to help see the trends more clearly, Figure **5-35** and Figure **5-37** show the percentage increase in current at different gate biases normalized with respect to the drain current at  $V_{gs} = 0V$  for the gate first and ohmic first transistors respectively. The current was normalized with respect to  $I_{ds}$  at  $V_{gs}$  = 0V in order to help see how much the increase in carriers compares to the total number of carriers in the 2- **DEG** electron gas. The gate first transistor exhibits a greater change in current than the ohmic first transistor (up to 22% for the gate first sample vs **7 %** for the ohmic first sample) but for both samples the more negative the gate bias, the greater the increase in current. After the microscope light was turned off, the current for the gate first sample had an increase in current equivalent to 32% of  $I_{ds}$  @ V<sub>gs</sub> **<sup>=</sup>**OV while the current for the ohmic first sample had an increase in current equal to **21% of** Ids **@ Vgs =** OV (Figure **5-36** and Figure **5-38).**

**79**





Figure **5-32:** Schematic of the timing of the bias and lighting. The light was on for the first 100s while the transistor gate was biased at anywhere from OV to -10V. Then, with the light

Figure **5-33:** Example of Ids vs Time for gate first sample with the biasing/illumination scheme shown in Figure **5-32.**



Figure 5-34: Example of Ids vs time for ohmic first sample with the biasing/illumination scheme shown in Figure **5-32.** Note that change in current is smaller than the gate first sample

When the applied bias gets more negative, the electric field in the AlGaN is larger. Therefore,

any electrons that are detrapped **by** the light are more likely to end up in the **2DEG.** As a result, applying

a more negative bias causes more electrons to detrap and for the current to increase.



Figure **5-35:** Gate first sample: Plot of increase in current during 100s of microscope light illumination as shown in Figure **5-33.** Change in current is normalized with respect to current in the dark at **Vg =** OV to get idea of relative change in Ns due to illumination. Note that gate first sample has larger increase in current than the ohmic first sample.



Figure **5-37:** Ohmic First sample. Plot of normalized increase in current during 100s of microscope light illumination shown in Figure 5-34. Note that change in current is much smaller than for gate first sample



Figure **5-36:** Gate first sample. Plot of relative change in current after 100s of illumination. As described in **(),** the gate bias is equal to **-6V.** The change in current is normalized with respect to Ids(Vg **=** OV, dark).



Figure **5-38:** Ohmic first sample. Plot of relative change in current after 100s of illumination with a gate bias of **-6V.** The change in current is normalized with respect to  $I_{ds}$  ( $V_{gs}$  = OV, dark). Note that the relative change in current is significantly smaller than the gate first transistor.

The larger increase in current for the gate first transistor than the ohmic first transistor (Figure

**5-36** vs Figure **5-38)** after illuminating with light during negative bias can explain why the gate first

transistor showed an increase in current because of the negative gate voltage **+** microscope light

recovery test.

### Positive Gate Pulsed IV measurements

Having seen the impact and recovery behavior of transistors after a single positive gate pulse,

pulsed-IV measurements were conducted where the evolution in  $I_{D}$ - V<sub>ds</sub> and  $I_{D}$ -V<sub>gs</sub> measurements as a

function of the quiescent gate bias was measured.





**Figure 5-39: Timing schematic for positive gate pulse PIV Figure 5-40: Example of Pulsed I<sub>D</sub>-V<sub>gs</sub> measurements as a would vary from 0V to 5V while the V<sub>D,Q</sub> value was set at more electrons were trapped which manifested itself as a ov. larger shift in threshold voltage.**

**measurements.** The V<sub>G,Q</sub> value (the V<sub>gs</sub> value for t < 18 ms), function of increasing V<sub>G,Q</sub> values. As the V<sub>G,Q</sub> value increased,

The evolution in the I<sub>D</sub>-V<sub>ds</sub> characteristics is consistent with a change in V<sub>th</sub> as seen in Figure

5-40. Unlike drain lag measurements, the drain access resistance does not change. Therefore, the reduction in current is due to charge depletion below the gate as opposed to a change in access resistance.

Below are representative  $I_D-V_{gs}$  plots and  $g_m$  plots for gate first and ohmic first devices. There is a decrease in gm with an increase in V<sub>G,Q</sub>. Given that for devices biased in the low field linear region, this is indicative of mobility degradation. More importantly, even though there is a voltage shift with the **VG,Q=** OV sweep after the **5** V sweep, the gm does not show signs of degradation.



Figure 5-41:  $g_m$  vs.  $V_{gs}$  for representative gate first transistor as a function of V<sub>G,Q</sub>. Note that there is a drop in gm for the **VG,Q=** SV sweep



In order to quantify the change in mobility, first simultaneous **CV** and IV measurements were

performed. The drain bias was set to **50** mV in order to ensure that the device was in the low field limit

[86]. For circular transistors, the relation between  $I_{ds}$  and V<sub>ds</sub> is given as [87], [88] the following

relationship holds between I<sub>d</sub> and V<sub>gs</sub> and V<sub>ds</sub>. The geometric identities are defined in Figure 5-43.



Figure 5-43: Schematic of circular transistor used for measurements. Rd, the radius of the drain, is 50 µm. L<sub>dg</sub>, the distance between the gate and drain, is 5  $\mu$ m. The gate length L<sub>g</sub> is 50  $\mu$ m. R1 = R<sub>dg</sub> + Rd = 55  $\mu$ m. R2 = L<sub>g</sub> + R<sub>dg</sub> + Rd = 105  $\mu$ m

Therefore, the mobility is calculated **by** the following expression

$$
\mu_e = \frac{I_d}{(QV_{ds}f)}, Q(V_{gs}) = \int_{V_t}^{V_{gs}} C(V_{gs} - V_t) dV_{gs}
$$

In order to perform simultaneous CV-IV measurements, the signal path for the **AC** signal used for the impedance measurement must not get shorted **by** the **SMU** used to measure the **DC** current. In order to decouple the **DC** ground from the **AC** low, the source and drain of the transistor were connected to two different Picosecond Pulselab **5575A** Bias-Ts as illustrated in Figure 5-44. The **AC** signal was blocked from the **DC SMU** and therefore only went to the LO channel of the impedance analyzer. At the same time, the **DC** current was blocked from the impedance analyzer and only went to the **SMU.** The low cutoff frequency for the **5575A** Bias-T was **10** kHz for the currents in use and thus was low enough to use a measurement frequency ranging from 200 kHz to **1** MHz without any signal decay due to the low cutoff frequency limit. An Agilent B2902A **SMU** was used for sourcing the **DC** currents while **CMU** unit on the Agilent **B1505A** or the Boonton **7200 CV** meter were used for measuring capacitance. Figure 5-45 shows a resulting simultaneous CV and I<sub>d</sub>-V<sub>gs</sub> measurement from this setup.



**Figure 5-44: Measurement setup for performing simultaneous CV-IV measurements in order to calculate mobility. The Bias-Ts(highlighted in blue) allow for decoupling the AC signal used to measure capacitance from the DC current source from the SMu**

The access regions were **5** prm on both the drain side and the source side. Given that the gate length of the device was **50** pm, the drain voltage drop across the contacts and access regions can get appreciable and if the drain voltage drop is not taken into account, the drain voltage across the intrinsic transistor will be overestimated **[891.** The contact resistance and sheet resistance was determined **by** performing transmission line measurements (TLM). Using the methodology discussed **by** Marlow et al. to extract contact resistances for circular TLM structures, the access resistances were determined to be equal to the following **[90]:**

$$
R_{access} = \frac{R_{sh}}{2\pi} \left( \ln\left(\frac{R_d + L_{gd}}{R_d}\right) + \ln\left(\frac{R_d + L_g + L_{gs} + L_{gd}}{R_d + L_g + L_{gd}}\right) + \frac{R_c}{R_{sh}} \left(\frac{1}{R_d} + \frac{1}{R_d + L_g + L_{gd} + L_{gs}}\right) \right)
$$

The access resistance expression above takes both the sheet resistance of the drain side, the source side and the contact resistance of both the drain and source side. Given the circular geometry, the drain side access region and contact resistances were larger than the source side access region and contact resistances. **By** taking the **Raccess** and **Rcable** (measured to be around 4 ohms) into account when calculating the mobility, mobility curves were calculated for a representative gate first transistor. TLM structures were measured across the wafer and in order to illustrate the impact of variation on the TLM measurements, the mobility was calculated for the 25<sup>th</sup>, 50<sup>th</sup> and 75<sup>th</sup> percentiles of the R<sub>access</sub> distribution shown in Figure 5-46.



![](_page_86_Figure_1.jpeg)

Figure 5-45: Simultaneous **CV** and ld-Vgs measurement of a gate first transistor that is used to calculate mobility.  $V_{ds}$  = **50** mV for this measurement

Figure 5-46: Distribution of calculated access resistances based on different TIM structures on the gate first sample. Given this variation, it is important to look at how this impacts the calculated mobility.

Figure 5-47 shows the calculated mobility for the gate first transistor plotted in Figure 5-45. **By** taking the median TLM access resistance and cable resistance into account, the peak measured mobility increases from 1400 **cm <sup>2</sup> /V/s** to **1800 cm <sup>2</sup> /V/s.** The access resistance correction is validated because the access resistance corrected mobility value is consistent with Hall mobility values that range from **1800**  2000 **cm<sup>2</sup> /V/s.**

![](_page_86_Figure_5.jpeg)

Figure 5-47: Calculated electron mobility vs Vgs for the gate first device plotted in Figure 5-45. Accounting for the access resistance (Figure 5-46) and the 4 ohm cable resistance makes a great difference in the calculated mobility.

In order to calculate the change in mobility, first the CV-IV measurement were performed on selected transistors from both samples. Then, pulsed I<sub>D</sub>-V<sub>gs</sub> measurements were done and the data from the two experiments was used together in order to estimate the mobility. In order to account for the change in threshold voltage, the current from the CV-IV measurements was used as a reference to determine the change in threshold voltage. Then, the **CV** curves were translated **by** that amount and then the mobility curves were calculated from the pulsed  $I_D-V_{gs}$  current and the translated CV curve as shown in Figure 5-48 and Figure 5-49.

![](_page_87_Figure_1.jpeg)

**original IV-CV measurement, the pulsed-IV measurement Figure 5-48 except the different ID-Vg, curves have been with a V<sub>G,Q</sub> = 0V** (after the 5V sweep) and the pulsed-IV translated. Note that the V<sub>G,Q</sub> = 5V curve has a lower I<sub>ds</sub> than measurement with a  $V_{G,Q}$  = 5V. **the other two curves even after the translation.** This is

**Figure 5-48: Ohmic First Transistor. This is a I<sub>D</sub>-V<sub>gs</sub> plot of the Figure 5-49: This is the same ID-V<sub>gs</sub> measurements shown in attributed to a reduction in electron mobility.**

Once the I<sub>D</sub>-V<sub>gs</sub> curves were translated such that the threshold voltages were aligned as shown in

Figure 5-49, the electron mobility were calculated from the pulsed **ID-VGS** measurements for different devices and different  $V_{G,Q}$  bias points. For a given carrier concentration, the drop in mobility during the **VG,Q=** 5V ID-Vgs sweep for the gate first transistor is up to **230 cm <sup>2</sup> /V/s** (Figure **5-50)** while for the ohmic first transistor, the mobility drops **by** up to **500 cm <sup>2</sup> /V/s** (Figure **5-51).**

![](_page_88_Figure_0.jpeg)

Figure 5-50: Calculated mobility curves from pulsed I<sub>D</sub>-V<sub>gs</sub> measurements of same transistor in Figure 5-41. Increasing **V<sub>G,Q</sub>** causes a degradation in mobility

![](_page_88_Figure_2.jpeg)

Figure 5-51: Calculated mobility curve from pulsed  $I_D-V_{gs}$ measurements of ohmic first transistor shown in Figure 5-42.

![](_page_88_Figure_4.jpeg)

Figure **5-52:** Calculated maximum electron mobility as a function of the number of sweeps and  $V_{G,Q}$  for the gate first sample. Note that during the eighth sweep when  $V_{G,Q} = 0V$ , the mobility has recovered completely. This suggests that the mobility degradation might be related to the charge recovery process as opposed to being related to an absolute change in threshold voltage.

![](_page_88_Figure_6.jpeg)

Figure **5-53:** The change in threshold voltage with respect to the first sweep with  $V_{G,Q} = 0V$  for the gate first sample. Note that the 8th sweep with  $V_{G,Q}$  = 0V has a  $V_{th}$  shift of 1V with respect to the original.

![](_page_89_Figure_0.jpeg)

![](_page_89_Figure_1.jpeg)

function of the number of sweeps and V<sub>G,Q</sub> for the ohmic first the first sweep with V<sub>G,Q</sub> = 0V for the ohmic first sample. **sample. In comparison to the gate first sample, there is more substantial mobility degradation. However, just like the gate first sample, the mobility for the eighth sweep is as high as the initial sweeps before any positive gate pulses.**

**Figure 5-54: Calculated maximum electron mobility as a Figure 5-55: The change in threshold voltage with respect to**

For the gate first and ohmic first samples, the change in  $V_{th}$  on the eight sweep  $(V_{G,Q} = 0V$  sweep after the  $V_{G,Q}$  = 5V sweep) was equal to the change in  $V_{th}$  during the  $V_{G,Q}$  = 4V and  $V_{G,Q}$  = 2V sweeps respectively as shown in Figure 5-53 and Figure 5-55. However, despite having the same V<sub>th</sub>, the mobility for the gate first sample drops from **1780 cm <sup>2</sup> /V/s** to **1580** cm<sup>2</sup> /V/s as shown in Figure **5-52.** This indicates that the drop in mobility is not due to the absolute change in **N,** but rather is due to an additional source of coulomb scattering. For example, charged defects caused **by** irradiation of AlGaN/GaN samples has been cited as a cause of drop in electron mobility **[91],[92].** One possibility is that as charges detrap from the Al<sub>2</sub>O<sub>3</sub>/AIGaN interface, they pile up at the AIGaN/AIN interface and cause Coulomb scattering as illustrated in Figure **5-56.** The physical distance then of these electrons is small enough to cause Coulomb scattering. Until these carriers tunnel through the **AIN** barrier, they cause Coulomb scattering and deplete the **2-DEG.** The proposed current recovery mechanism involving tunneling through the **AIN** interlayer is consistent with the fact that for gate first transistors with a good interface, the recovery was not dependent on temperature.

![](_page_90_Figure_0.jpeg)

Figure 5-56: Schematic showing electron detrapping process. 1) First trapped electrons at AI<sub>2</sub>O<sub>3</sub>/AIGaN interface detrap and **get injected into Ec. 2) Electrons roll down to the AIGaN/AIN interface where they pileup because of the** &Ec **between AIGaN and AIN. These trapped electrons are close enough to 2-DEG electron gas in order to cause Coulomb scattering. 3) Trapped electrons tunnel into 2-DEG as final stage of recovery**

Both the change in carrier concentration and the change in mobility contribute to the change in the output conductivity  $g_0$  given the following relationship between  $g_0$ ,  $\mu_e$  and  $N_s$ .

$$
g_o(V_{gs}) \propto \mu_e N_s(V_{gs})
$$

However, a convenient assumption to make is that the mobility degradation can be neglected when looking at the change in current due to traps getting charged at the AIGaN/oxide interface after positive gate pulses **[19].** Lagger et al. noted that this can be justified **by** the fact that the A1203/AIGaN interface is up to 20 nm away from the channel **[76].** However, in order to illustrate this, the product of  $\mu_e$ <sup>\*</sup>Ns is plotted as a function of gate bias for  $V_{G,Q}$  = 0V,  $V_{G,Q}$  = 5V and a third hybrid which consists of  $\mu_e(V_{G,Q} = OV)^*N_s(V_{G,Q} = SV)$ . The difference between the  $\mu_e*N_s$  for  $V_{G,Q} = SV$  and  $\mu_e(V_{G,Q} = OV)^*N_s(V_{G,Q} = SV)$ curves indicates the role of mobility degradation in the drop in current. As shown in Figure **5-57** and Figure **5-58,** while the majority of reduction on output conductance is due to charge depletion, mobility

degradation can account for up to around 20% of the reduction in current for the gate first and ohmic first transistors. Therefore, the change in current can still be used as a proxy for the number of carriers being trapped but there will be some inaccuracy due to mobility degradation.

![](_page_91_Figure_1.jpeg)

![](_page_91_Figure_2.jpeg)

**Figure 5-57: Gate first sample. The blue and green lines are** the products of  $N_s^* \mu_e$  for the  $V_{G,Q}$  = 0V and  $V_{G,Q}$  = 5V cases. **The red line shows what the degradation would look like if** the mobility were equal to the  $V_{G,Q}$  = 0V case but the carrier concentration was equal to the  $V_{G,Q}$  = 5V. As can be seen by **the red line, at least 80% of the degradation in current can** be attributed to the change in V<sub>th</sub> while the rest is because of **the change in electron mobility.**

Figure **5-58: Ohmic First sample. Equivalent plot as Figure 5-57. Note that an even greater percentage of the drop in** current can be attributed to the change in  $V_{th}$ .

#### **Summary**

To summarize, the following findings have been made through transient current measurements:

- Transistors with a poor interface display a combination of thermally activated trapping together with tunneling. This is shown **by** the temperature dependence on the recovery where elevating the temperature causes faster recovery for the ohmic first samples.
- When transistors have a good Al<sub>2</sub>O<sub>3</sub>/AIGaN interface, the recovery is believed to be limited by

tunneling. The following trends confirm tunneling. First, the recovery for the gate first sample

was shown to be temperature independent. Second, the recovery was shown to be dependent

on the base voltage which again is consistent with a tunneling based recovery.

- \* Both samples show evidence of some very slow trapping as evidenced **by** the long term trends. However, these long term traps do not impact the transient behavior within the first 100s after the gate pulse.
- Pulsed  $I_D-V_{gs}$  measurements coupled with CV-IV measurements indicate that up to 20% of the current drop seen may be attributed to degradation in mobility as opposed to a change in carrier concentration.

# **Chapter 6 Optimizing Gate First Processes**

As shown in Chapter 4 and Chapter **5,** the gate first process yields a good AIGaN/oxide interface with electrical properties that are not skewed **by** organic contamination at the interface. Therefore, the samples fabricated using a gate first process can be used to study other factors that can impact the oxide. These factors include the following which will be studied in this chapter:

- The impact of initial nucleation layers on the interface
- The impact of an AIN interlayer
- **"** The impact of annealing conditions on electrical performance
- The impact of oxidation on breakdown voltage performance

# **Impact of nucleation layer**

The initial surface condition of a semiconductor greatly impacts the ability for initial dielectric layers to form when deposited **by** atomic layer deposition. For example, hydrogen terminated Si caused incomplete surface coverage **by Hf02** in comparison to oxidized Si surfaces **[93].** Also, oxidized GaN is also shown to facilitate more uniform  $Al_2O_3$  growth [94]. Incomplete growth initialization causes islanding to occur, which in turn results in greater roughness at the semiconductor/insulator interface. Initial surface roughness has been shown to be linked to greater hysteresis in Al<sub>2</sub>O<sub>3</sub>/GaN capacitors [62] and greater leakage in SiO<sub>2</sub>/Si capacitors [95], [96].

In order to study the impact of nucleation layers on the electrical characteristics of capacitors, an experiment was conducted where the dosage factor of the first four layers was varied before proceeding with a standard oxide deposition recipe. These experiments were performed with the

Oxford FlexAl tool since it allowed for setting deposition pressures independently of the  $N_2$  gas flow and the dose times. This allows for more precise control of dosage than with the Cambridge Nanotech **ALD** tool, which does not allow for changing the pumping rate to adjust the deposition pressure. The dose of the precursors was controlled both **by** varying the pulse time and **by** adjusting the deposition pressure. Increasing the pressure during the pulse period resulted in a larger exposure since the deposition pressure was correlated to the pumping rate. Table **8** shows the different conditions that were used for this experiment.

![](_page_94_Picture_99.jpeg)

**Table 8: Dosing Conditions for ALD nucleation study**

Samples were processed using the same gate first process detailed in **0** with the only difference that the Oxford FlexAl ALD tool was used. The deposition temperature was 300°C and after the nucleation layer was deposited, another 240 cycles of  $A_2O_3$  were deposited using the standard dose conditions. In addition to the processed samples, a set of samples was prepared for AFM studies where only the nucleation layers were deposited. AFM studies were performed in order to see the difference in surface roughness as a function of deposition conditions.

![](_page_95_Picture_0.jpeg)

of the Standard Dose nucleation layers. **Ra = 0.307** nm of the high dose nucleation layers. Ra **= 0.23** nm

![](_page_95_Picture_2.jpeg)

Figure 6-1: AFM scan of AIGaN/GaN substrate with 4 cycles Figure 6-2: AFM scan of AIGaN/GaN substrate with 4 cycles

![](_page_95_Picture_4.jpeg)

Figure **6-3:** AFM scan of AIGaN/GaN substrate wit 4 cycles of the high pressure nucleation layers. **R, =** 0.20 nm

### Electrical Characterization of different nucleation layers

The same set of **CV** and IV characterization techniques used to perform the comparison

between gate first and ohmic first samples were used to differentiate between the different samples.

![](_page_96_Figure_0.jpeg)

Figure 6-4: The variation in forward charge as a function of frequency. The standard dose samples show the greatest amount of frequency dispersion. This behavior is consistent with the degradation seen for the ohmic first transistors

As seen in Figure 6-4, the sample with the StandardDose initialization layer shows the worst frequency dispersion behavior. Positive gate Pulsed  $I_d-V_{ds}$  measurements were also performed in order to correlate transistor behavior to capacitor behavior. The degradation in current as a function of quiescent gate bias (V<sub>G,Q</sub>) was characterized by looking at the change in on-resistance (R<sub>on</sub>) and maximum current (I<sub>ds,max</sub>) as seen in Figure 6-5.

![](_page_96_Figure_3.jpeg)

Figure 6-5: Representative positive gate Pulsed I<sub>D</sub>-V<sub>DS</sub> measurements. The change in R<sub>on</sub> and I<sub>ds, max</sub> is plotted for the different nucleation conditions in Figure **6-6** and Figure **6-7.**

![](_page_97_Figure_0.jpeg)

Figure 6-6: Evolution in Ids, max as a function of V<sub>G, Q</sub>. Hi Pressure samples show least amount of degradation. Positive gate pulsed IV measurements also show that the Hi Pressure samples show the least Figure 6-7: Evolution in R<sub>on</sub> as a function of V<sub>G,Q</sub>. Hi Pressure samples show least amount of degradation.

amount of degradation both in terms of I<sub>ds,max</sub> (Figure 6-6) and R<sub>on</sub> (Figure 6-7) as a function of larger V<sub>G,Q</sub> values. This is consistent with the forward bias **CV** measurement results which show that the standard dose sample has the greatest amount of frequency dispersion.

![](_page_97_Figure_3.jpeg)

![](_page_98_Figure_0.jpeg)

**Figure 6-10: Drain lag measurements for high pressure transistor.**

As can be seen **by** Figure **6-8,** Figure **6-9** and Figure **6-10,** the high pressure sample shows the least amount of current collapse after drain lag measurements. This is also consistent with the **CV** measurements.

Transient current measurements were also performed on the HighPressure sample and the StdDose sample across different temperatures ranging from **25\*C** to **205\*C** and with different base voltages. The StdDose samples showed more initial decay and a greater dependence on temperature for recovery as seen in Figure **6-12.** This is similar to the behavior of the ohmic first samples, which also had greater frequency dispersion in high bias **CV** measurements. At the same time, the high pressure sample, which exhibited low forward bias **CV** dispersion like the gate first capacitors, showed less temperature dependence on the recovery rate and less degradation immediately after the pulse as seen in Figure **6-11.**

![](_page_99_Figure_0.jpeg)

![](_page_99_Figure_1.jpeg)

**Figure 6-11: HiP-VBase = OV. There is weak temperature dependence on the recovery. For all temperatures, the greatest recovery occurs between 104** s **and 10<sup>2</sup> s.**

![](_page_99_Figure_3.jpeg)

At the same time, elevating the temperature and applying a more negative bias accelerated the recovery process for the StdDose sample. Note that for the high pressure sample, even at **205\*C,** the current recovery approaches **0%,** meaning that it does not exceed the measured current before the gate pulse (Figure **6-13).** On the other hand, for the Standard Dose sample, the recovery is achieves negative values at both T **=** 145\*C and **205\*C,** meaning that there is more current than before the **5V** pulse (Figure 6-14). This indicates that the combination of temperature and reverse bias for the Standard Dose sample is enough to detrap the trapped electrons that had accumulated over previous measurements.

![](_page_100_Figure_0.jpeg)

Figure 6-13: HiP-V<sub>Base</sub> = -4V. Note that there is very little **dependence on temperature and that the recovery does not go below 0%.**

![](_page_100_Figure_2.jpeg)

**Figure 6-14: StdDose**  $V_{Base} = -4V$ **. Note that when**  $T \ge 145^{\circ}C$ **, the current during the recovery exceeds the value before the 5 V pulse. This is indicative of detrapping of slow traps that did not detrap within** 100s **at lower temperatures.**

Nucleation of **ALD** had been found to play a large role in determining the quality of the AlGaN/Al<sub>2</sub>O<sub>3</sub> interface. The Standard dose sample had an Al<sub>2</sub>O<sub>3</sub> dielectric that was deposited with insufficient nucleation doses and as a result, it show trapping behavior similar to that of the ohmic first sample. This is noteworthy for it indicates that simply having a clean interface is not sufficient to ensure a good interface. Rather, attention must also be given to the nucleation steps to ensure a good interface.

## **Impact of AIN interlayer**

The previous studies have been performed with samples with an **AIN** interlayer. **AIN** interlayers have served to improve the mobility of AIGaN/GaN HEMTs **by** reducing alloy scattering from the AIGaN **[97].** However, as can be seen **by** the simulated band diagrams (Figure **6-15** and Figure **6-16),** the presence of the **AIN** increases the Ec band offset. While this is advantageous for confining the **2-DEG** in normal operation, it does mean that when the structure is forward biased, there is a source of additional forward access resistance which distorts forward bias **CV** measurements.

![](_page_101_Figure_0.jpeg)

and characterized **by** using forward bias **CV** measurements. Representative **CV** measurements for the

sample with and without **AIN** can be seen in Figure **6-17** and Figure **6-18** respectively.

![](_page_101_Figure_3.jpeg)

As can be seen from the **CV** measurement (Figure **6-18),** the measured capacitance values for

the sample without **AIN** interlayer eventually converge upon a single value of **30.5 pF** while for the sample with **AIN,** the **CV** curves do not converge. Measurements were also performed at elevated temperatures in order to decouple the impact of access resistance. Two different kinds of fittings were performed in order to extract D<sub>it</sub>. First, the change in charge for a given measurement frequency was calculated as a function of temperature as shown in Figure **6-19.** In addition, the change in charge as a

function of frequency at a given measurement was used to calculate D<sub>it</sub> as shown in Figure 6-20. The change in charge was then plotted vs the calculated trap energy for the given measurement frequency and temperature. The D<sub>it</sub> corresponded to the slope of the linear fit as shown in Figure 6-21 and Figure **6-22.**

![](_page_102_Figure_1.jpeg)

Figure **6-19: CV** measurements of sample without **AIN** interlayer at different temperatures. The shaded region captures the additional Q<sub>it</sub> probed by raising the temperature from 85°C to 145°C.

![](_page_102_Figure_3.jpeg)

Figure **6-20: CV** measurements of sample without **AIN** interlayer at different frequencies at **25\*C.** The shaded region captures the additional Q<sub>it</sub> probed by changing the measurement frequency from **3** kHz to **1** kHz

![](_page_102_Figure_5.jpeg)

Figure **6-21:** Change in integrated charge vs temperature for different measurement frequencies ranging from **1** Khz to 500 kHz. The linear fit is used to calculate D<sub>it</sub>. Note that these fits are dependent  $\sigma_{\text{th}}$ 

![](_page_102_Figure_7.jpeg)

Figure **6-22:** Change in integrated charge (as defined in Figure **6-20)** vs frequency for different measurement temperatures. The linear fit is used to calculate D<sub>it</sub>.

![](_page_103_Figure_0.jpeg)

Figure **6-23:** Calculated **Di,** from fits plotted in Figure **6-21.**  $\overline{1}$ 

![](_page_103_Figure_2.jpeg)

Figure 6-25: Plot of different D<sub>it</sub> calculations for the capacitor analyzed in Figure 6-19 to Figure 6-24. D<sub>it</sub> calculations that rely on varying the temperature are dependent on the assumed value for  $\sigma_{th}$ .

![](_page_103_Figure_4.jpeg)

Figure 6-24: Calculated D<sub>it</sub> from fits plotted in Figure 6-22.

![](_page_103_Figure_6.jpeg)

Figure **6-26:** Another capacitor that does not have an **AIN** interlayer. Unlike the capacitor in Figure 6-25, the D<sub>it</sub> values calculated from varying the temperature and assuming that  $\sigma_{\rm th}$  is 10<sup>-18</sup> cm<sup>2</sup> are larger than the D<sub>it</sub> values extracted from variable frequency measurements.

If  $D_{it}$  is calculated by varying the measurement frequency and looking at the change in forward

charge, it is not necessary to know the trap cross section or any other constants found in Equation **(1)** since those terms drop out as noted **by** Hori et al. **[99].** On the other hand, it is necessary to know the value of  $\sigma_{\text{th}}$  if  $D_{\text{it}}$  is calculated by varying the measurement temperature. As shown in Figure 6-25, the value of extracted  $D_{it}$  from varying the temperature can change from  $1 \times 10^{12}$  to  $2.5 \times 10^{12}$  cm<sup>-2</sup> depending on what  $\sigma_{th}$  value is used. Ideally, if the series resistance were negligible, the value for  $\sigma_{th}$  could be

found by matching the extracted D<sub>it</sub> values from variable temperature measurements and variable frequency measurements. However, the differences between 2 capacitors from the sample suggest that making that correlation is not feasible. For example, **by** looking at Figure **6-25,** one can conclude that **<sup>0</sup> th** is smaller than  $10^{-18}$  cm<sup>2</sup> but by looking at Figure 6-26, one would conclude that  $\sigma_{th}$  is between  $10^{-14}$  and  $10^{-18}$  cm<sup>2</sup>.

For the capacitors with an **AIN** interlayer, the frequency dispersion is more apparent and unlike the capacitors without **AIN,** the maximum capacitance value does not converge to a single value as seen in Figure 6-17. Therefore, using frequency dispersion to characterize D<sub>it</sub> will lead to an overestimate in  $D_{it}$  given that some of the dispersion is due to series resistance as shown in the differences between Figure **6-27** and Figure **6-28.**

![](_page_104_Figure_2.jpeg)

sample with and without AIN. 6-8 capacitors were measured  $\sigma_{th} = 10^{-18}$  cm<sup>2</sup>. Fit from 25°C to 145°C **per sample. Fit from 1 KHz to 100 kHz**

Figure 6-27: Calculated Dit from frequency dispersion for Figure 6-28: Calculated Dit from Temperature dispersion for

### **Impact of Annealing Conditions on Electrical Characteristics**

In order to study the impact of the ohmic anneal ambient, a set of gate first samples were

fabricated where one sample had an ohmic anneal performed in a forming gas ambient while the other

sample had an ohmic anneal performed in a nitrogen ambient. Hydrogen was first found to passivate

traps in SiO 2/Si gate stacks in the 1960s **[100].** Forming gas anneals have been reported to passivate

border traps for A12 03/InGaAs stacks **[101]** and reduce hysteresis in A12 03/Si gate stacks [102]. Anneals in general have been reported to improve the quality of Al<sub>2</sub>O<sub>3</sub>/AlGaN/GaN stacks [38].

Both samples used in this study were fabricated **by** using the standard gate first process flow. 240 cycles of **A12 03 ,** for a target thickness of 20 nm, were deposited **by** using the Oxford Flex-AL **ALD** system and the initialization dose was calibrated to ensure a good interface. Below are representative **CV** measurements for both gate stacks. It should be noted that a Mo gate was used for both samples. Many reports that show improvement due to forming gas anneals use a Pt gate **[101]** since Pt helps crack hydrogen. However, Pt can only be patterned **by** using liftoff due to the relative difficulties of etching Pt without attacking the underlying **A12 03** [64]. Given that performing liftoff causes **A1203** to get etched (Figure 4-4) and can contaminate the oxide surface as well (Figure 4-7), patterning Pt **by** liftoff is not seen as desirable.

**CV** Measurements show that the difference in forward charge (Figure **6-29)** and channel charge (Figure **6-30)** between the two samples is negligible.

![](_page_105_Figure_3.jpeg)

**Figure 6-29: Forward charge for capacitors with both annealing conditions.**

![](_page_105_Figure_5.jpeg)

**Figure 6-30: Channel charge for both annealing conditions. Note that the difference** in **channel charge is trivial**

![](_page_106_Figure_0.jpeg)

![](_page_106_Figure_1.jpeg)

Figure **6-31:** Extracted electron mobility from CV-IV measurements with  $V_D = 200$  mV. Note that the median values for both samples are the same despite

Figure **6-32:** Extracted subthreshold slopes from CV-IV measurements with  $V_D = 200$  mV

Likewise, the extracted electron mobility (Figure **6-31)** and the extracted subthreshold slope

(Figure **6-32)** of both samples are very similar.

![](_page_106_Figure_6.jpeg)

![](_page_106_Figure_7.jpeg)

breakdown voltages (Figure **6-33** and Figure 6-34) are similar for both samples, it is assumed that the

annealing ambient does not impact devices with a  $Mo/Al_2O_3$  gate stack.

## **Impact of Oxidation on Breakdown Voltage**

GaN and AIGaN can be oxidized in oxygen containing ambients at temperatures as low as **300\*C** as per reported results in the literature. Pearton et al. studied the outdiffusion of oxygen atoms from a SiO<sub>2</sub> layer deposited on top [103] after annealing it at temperatures ranging from 550°C to 900°C. By using O<sup>17</sup> containing SiO<sub>2</sub>, they found that annealing at 550°C caused some oxygen diffusion while annealing at 900°C caused O<sup>17</sup> to diffuse up to 180 nm below the surface. Oxidized AlGaN/GaN has been reported to be insulating **by** multiple groups. Masato et al. annealed both GaN and AIGaN at **900\*C** under dry oxidation conditions and used the oxidized region to isolate devices [104]. Roccaforte et al. found that the isolation takes place even if only part of the AIGaN barrier was oxidized **[105],[106].** Another similar study **by** Grecoet et al. found that GaN was oxidized around defects in the AIGaN barrier **[107].** This is consistent with the observation in the study **by** Pearton et al. **[103].** Eickelkamp et al. also observed that oxidizing InAIN/GaN **by** annealing in an 02 environment at temperatures ranging from **700\*C** to **800\*C** caused a reduction in carrier concentration **[108].**

In order to study the impact of oxidation and oxidizing conditions on AIGaN/GaN HEMTs, a study was performed where the gate first samples were exposed to varying amounts of ozone before depositing **A1203 by ALD.** The samples were exposed in-situ in the Cambridge Nanotech **ALD** system at **300\*C** for either **10** min, **3** min or for no time to ozone before depositing 20 nm of **A1203 .** Ozone has been reported to be far more effective at oxidizing GaN than water pulses during an **ALD** process [94].

Breakdown measurements were performed on capacitors where the bias was swept either forward or in the reverse direction to the point where the leakage current exceeded **10** mA/cm2 Particularly for reverse bias measurements, this would involve a catastrophic breakdown for many devices while for forward bias measurements, it was almost always a gradual increase in current. Also, the forward bias breakdown measurements always yield a lower voltage value given that when a forward bias is applied, all the field drops across the oxide. However, when a reverse bias is applied, the

**107**
field drops across the oxide, AIGaN layer and even across some of the access region depending on the trapping conditions. Therefore, the forward bias measurements can be used to assess the integrity of the oxide while the reverse bias measurements can give an idea of the breakdown strength of the AlGaN in addition to the strength of the oxide. Representative reverse and forward bias breakdown measurements are shown in Figure **6-35** and Figure **6-36.**



Figure **6-35:** Example of a reverse breakdown measurement. The breakdown voltage in this case is -23V. Notice that the onset of breakdown is quite sudden.



Figure **6-37:** Boxplot showing reverse breakdown voltage for samples exposed to ozone for varying times. 15-20 devices were measured per sample in order to gain meaningful statistics.



Figure **6-36:** Example of forward breakdown measurement. The breakdown voltage is **8.2V** in this measurement. The breakdown in quite gradual in comparison to the reverse bias breakdown measurements.



Figure **6-38:** Boxplot showing forward breakdown voltage for samples exposed to ozone for varying times. Unlike the reverse breakdown measurements, there is no clear dependence on the ozone time and forward breakdown voltage.

**All** three samples showed similar forward bias dispersion behavior (Figure **6-39)** and forward breakdown voltages (Figure **6-38)** which indicates both that the interfaces were similar and that the quality of the  $Al_2O_3$  was similar. However, the carrier concentration dropped dramatically for the sample that had been subjected to ozone pretreatment for **10** min as seen in Figure 6-40. This drop in charge is consistent with previous reports of oxidized barriers resulting in lower carrier concentration **[108].** Oxidation of AIGaN **by** using ozone seems to cause reliability challenges without much corresponding gain in terms of interface quality.



**Figure 6-39: Forward Charge for different ozone conditions**



**Figure 6-40: Carrier concentration for different ozone pretreatment conditions. Note the drop in carrier concentration for the sample that is exposed to ozone for 10** min

## **Oxidized polysilicon gate stacks**

Before scaling required the replacement of SiO<sub>2</sub> with high-k materials like HfO<sub>2</sub>, gate stacks on silicon were fabricated by oxidizing silicon at high temperature in order to yield a high quality SiO<sub>2</sub> gate stack. SiO<sub>2</sub> based gate stacks have been demonstrated in GaN previously where the SiO<sub>2</sub> was deposited by PECVD [11], e-beam evaporation [109], and atomic layer deposition [110]. SiO<sub>2</sub> is of interest given that it has a large band gap. However, before high-k dielectrics were used, the  $SiO<sub>2</sub>/Si$  gate stacks relied on thermally oxidized Si to form the high quality gate stack **[28], [29]** as opposed to these alternative methods of depositing  $SiO<sub>2</sub>$ . Therefore, one method to achieve a thermal oxide would be to deposit polysilicon and oxidize it.

Two different kinds of samples were fabricated. After performing a piranha clean and an **HCI:DI (1:3)** dip, **8** nm amorphous silicon using low pressure chemical vapor deposition (LPCVD). One sample had **5** nm of SiN deposited **by** LPCVD before the Si deposition while the other sample had polysilicon deposited directly on top. The deposition took place at a target temperature of **5170 C,** a target SiH4 gas flow of **110** sccm and a target pressure of 200 mTorr. After the polysilicon deposition, the samples were oxidized for a **100** min at **700\*C** in wet conditions. Wet oxidation allows for a faster oxidation rate at a given temperature than dry oxidation **[29].** Following the oxidation, the two samples were processed using the standard gate first process flow. The samples were evaluated **by** performing high bias **CV** measurements, positive gate pulsed-IV measurements, and **by** performing breakdown measurements. In addition, the SiN + SiO<sub>2</sub> sample had CV measurements performed at elevated temperatures in order to further study the **Di,** of the AlGaN/SiN surface.

**110**



Figure 6-41: Comparison for forward bias breakdown for representative SiO<sub>2</sub> and SiN + SiO<sub>2</sub> capacitors. Note that the addition of the **5** nm SiN interlayer improves the forward breakdown voltage from **8V** to **18** V.



Figure 6-42: Comparison of reverse bias breakdown for  $SiO<sub>2</sub>$ and SiN + SiO<sub>2</sub> capacitors



Figure 6-43: Boxplots showing distribution of forward breakdown measurements (as defined in Figure 6-41).



Adding the 5 min thick SiN layer to the 18 nm SiO<sub>2</sub> gate stack improved the forward breakdown voltage from a median value of 5V to 14.5V. Improvement in leakage current due to Si<sub>3</sub>N<sub>4</sub> interlayers has also been reported for Al<sub>2</sub>O<sub>3</sub>/SiN/AIGaN/GaN stacks [22]. SiN is a very effective barrier for blocking oxygen and water and therefore, when doing wet oxidation, it can serve to protect GaN from the wet

oxidation ambient. Readinger et al. reported that wet oxidizing GaN results in a Ga<sub>2</sub>O<sub>3</sub> layer that exhibited a breakdown field as low as  $5 \times 10^4$  V/cm [111].

Representative CV plots for both the SiN+ SiO<sub>2</sub> and SiO<sub>2</sub> stacks are plotted in Figure 6-45 and Figure 6-46. The capacitance of the SiO<sub>2</sub> stack is greater than the capacitance of the SiN + SiO<sub>2</sub> stack because of the additional SiN layer.







The  $D_{it}$  of the SiO<sub>2</sub> capacitor and the SiN + SiO<sub>2</sub> capacitor was first calculated by looking at the change in forward charge as a function of frequency and then converting it to a change in trap energy. Figure 6-47 shows an extracted D<sub>it</sub> calculation for the  $SiO<sub>2</sub>$  capacitor at 25°C while Figure 6-48 and Figure 6-50 show the calculated  $D_{it}$  calculation for the SiN +  $SiO_2$  capacitor. In addition, since the SiN +  $SiO_2$ capacitor was measured at elevated temperatures, **Dj,** was also calculated **by** fitting the change in charge as a function of temperature for different measurement frequencies as shown in Figure 6-49 and Figure 6-51. The extracted D<sub>it</sub> value for the SiN +  $SiO<sub>2</sub>$  capacitors are between  $1\times10^{12}$  to  $2\times10^{12}$  cm<sup>-2</sup>/eV depending on how it is extracted while the  $D_{it}$  value for the SiO<sub>2</sub> capacitor is  $1 \times 10^{12}$  cm<sup>-2</sup>/eV. As with the

capacitors without AIN, varying the measurement temperatures led to a lower extracted D<sub>it</sub> value than the calculated  $D_{it}$  values from fits where the measurement frequency was varied.



Figure 6-47:  $D_{it}$  extraction for representative  $SiO<sub>2</sub>$  capacitor. D<sub>it</sub> values for capacitors were between 8.5×10<sup>11</sup> to 1×10<sup>12</sup>  $cm<sup>-2</sup>/eV$ 



Figure 6-48: D<sub>it</sub> extraction for representative SiN + SiO<sub>2</sub> capacitor. The **CV** measurements were performed at temperatures ranging from **25\*C** to **205\*C** and the Dit extraction is done **by** fitting the change in **Q** vs measurement frequency. As discussed earlier, extracting  $D_{it}$  from looking at Q<sub>it</sub> vs f means that this value is independent of the value of  $\sigma_{th}$ 



Figure 6-49:  $D_{it}$  extraction for same capacitor in Figure 6-48. D<sub>it</sub> extraction is done by fitting the change in Q<sub>it</sub> vs temperature for all measurement frequencies. This technique helps decouple the impact of series resistance but is more dependent on the value of  $\sigma_{th}$  used for calculations



Figure 6-50: Extracted  $D_{it}$  for  $SiN + SiO<sub>2</sub>$  capacitors using technique described in Figure 6-48



Transistors were also assessed by performing  $I_D-V_{gs}$  and  $I_D-V_{ds}$  measurements. Given that the reverse breakdown voltage of the SiO<sub>2</sub> capacitors was around -20V and that the pinchoff voltage was -12V, many SiO<sub>2</sub> transistors broke when performing  $I_{D}$ - V<sub>ds</sub> measurements where the V<sub>ds</sub> was swept to 10V given that at pinchoff, there was a drop of 22V across the drain-gate edge. Therefore, out of **15** devices measured, only 6 devices survived multiple I<sub>D</sub>-V<sub>gs</sub> measurements.



Figure 6-52: Pulsed I<sub>D</sub>-V<sub>gs</sub> measurements for both the SiO<sub>2</sub> transistors and SiN + SiO<sub>2</sub> transistors



Figure **6-53:** Mobility (extracted **by** a combination of CV-IV and Pulsed  $I_D-V_{gs}$  measurements) for both  $SiO_2$  and  $SiN + SiO_2$ transistors. Note that the 700°C oxidation did not cause mobility degradation.



Figure 6-54: Channel Charge differences between SiO<sub>2</sub> and SiN + SiO<sub>2</sub>

From CV-IV measurements, the charge in the channel was calculated **by** integrating the **CV** curves from threshold voltage to 0V. On average, the devices with SiN had  $1\times10^{12}$  cm<sup>-2</sup> more charges than the devices without SiN as seen in Figure 6-54. The **10%** increase in channel charge due to the SiN interlayer can be attributed to two different factors. First, silicon nitride has been reported to have positive charges in the film **[96].** Second, it is likely that the AIGaN barrier was oxidized during the oxidation process and thus contributed to a reduction in channel charge.

To summarize, the gate first process allowed for studying the impact of different processing conditions while ensuring that the results were not skewed **by** organic contamination at the interface. First, the importance of properly nucleating the surface when depositing films **by ALD** in order to ensure a good interface has been demonstrated **by** showing how insufficient nucleation can cause roughness and trapping. Second, the impact of **AIN** on the forward bias **CV** measurements was identified. Finally, the role of oxidation in causing premature breakdown of the AIGaN barrier was highlighted **by** experiments with oxidizing the sample with ozone and **by** the contrast in breakdown behavior between gate stacks with  $SiO<sub>2</sub>$  vs gate stacks with  $SiN + SiO<sub>2</sub>$ .

# **Chapter 7 Conclusions and Future Work**

## **Summary of Contributions**

This thesis has made the following contributions to the understanding of GaN based MIS-HEMTs

- \* When characterizing the charges present in oxide films, semiconductor grade glassware and strict cleaning protocols should be used in order to prevent mobile ion contamination. Otherwise, mobile ion contamination will distort the number of carriers in the channel and cause threshold voltage instability.
- \* Samples processed using a **CMOS** style gate first process was compared to a traditional Aubased, liftoff processing based ohmic first process for the first time. Gate first processing yielded a better interface than devices processed using an ohmic first process. **By** looking at samples that had been pre-annealed together with ohmic first samples that had protective oxide layers to enable piranha cleaning, organic contamination was identified as a key culprit. **By** designing a process flow that allows for aggressive piranha cleaning before depositing gate dielectrics, it is possible to get a good interface even with samples with standard Au based ohmic contacts.
- Transient current measurements showed that transistors with a good interface have a recovery process that is seemingly limited **by** tunneling. This is based on the fact that the recovery is temperature independent and dependent on the recovery bias. This technique was used to successfully discriminate between a good interface and a bad interface **by** looking at the temperature dependence on the recovery.
- Positive Gate Pulsed-IV measurements indicated that there is mobility degradation in addition to charge depletion when the gate is pulsed with a positive bias. This mobility degradation might be due to Coulomb scattering from electrons piling up at the AIN/AIGaN interface close to the 2- **DEG.**
- The initial nucleation layers play a large role in determining the interface quality. Insufficiently dosed nucleation layers cause surface roughness, which in turn cause more trapping sites. Using the gate first process with its intrinsic cleanliness helped identified this trend.
- SiO<sub>2</sub> gate stacks with oxidized polysilicon gates were developed. The role of a silicon nitride interlayer in improving the breakdown voltage from **5V** to **15** V on average coupled with experiments showing the role of ozone on causing premature breakdown point to unintentional oxidation as a reliability concern.

### **Future Work**

The work presented in this thesis can be expanded further **by** exploring the following areas:

- The impact of the substrate and dislocations on the oxide/AIGaN interface
- Exploring other dielectric materials and combinations
- Applying processing knowledge and characterization techniques to enhancement mode GaN

**All** the work in this thesis involved the use of AIGaN/GaN HEMTs grown on sapphire. Typically, these epitaxial structures have a dislocation density on the order of 10<sup>8</sup> cm<sup>-2</sup>. As discussed earlier, oxygen diffuses through dislocations and defects in the epitaxy **[103],[107].** Bulk GaN grown **by** the ammonothermal method has been reported to have dislocations on the order of 10<sup>3</sup> cm<sup>-2</sup> [112] while bulk GaN grown **by** HVPE has dislocations on the other **of 105\_106** AIGaN/GaN Schottky diodes grown on ammonothermal GaN has been demonstrated to exhibit lower leakage current than AlGan/GaN diodes grown on sapphire substrates **[113].**

It would be of interest to fabricate AIGaN/GaN MIS-HEMTs grown on an bulk ammonothermal GaN substrate and on HVPE grown GaN using the optimal processing parameters identified in this thesis. One key experiment would be to see if these substrates are as prone to oxidation as AIGaN/GaN on sapphire substrates and to see if there is a correlation between dislocation density and oxidation.

**118**

Another related experiment would be to see if subjecting low dislocation density substrate to oxidizing ambient conditions (either ozone in an **ALD** reactor or oxygen in a wet ambient) would cause premature reverse breakdown as has been observed for AlGaN/GaN on sapphire substrates. Again, correlating the reverse breakdown voltage to dislocation density would help with understanding the role of oxidation in causing premature breakdown. **If** substrates with low dislocations don't oxidize as readily, it would allow for using ozone to help facilitate more uniform nucleation on a substrate.

The oxidized polysilicon gate stack experiments helped highlight the role that silicon nitride can play in preventing oxidation. However, as evidenced by the higher D<sub>it</sub> figures, the silicon nitride deposition can be optimized. At the same time, it would be of interest to integrate silicon nitride with **A120 <sup>3</sup> .** The Oxford FlexAl **ALD** tool can be used to deposit Silicon Nitride using BTBAS and NH3 plasma and therefore, if the BTBAS precursor were purchased and if the silicon nitride process were developed, it would be possible to fabricate a gate stack composed on ALD deposited Si<sub>3</sub>N<sub>4</sub>/Al<sub>2</sub>O<sub>3</sub>.

**All** the devices studied in this thesis are depletion mode devices. It would help further validate forward bias **CV** measurements and the transient current measurements **by** performing these measurements on different kinds of enhancement mode devices. Enhancement mode operation can be achieved **by** recessing the gate, using fluorine treatment or **by** using a p-GaN gates. Since all methods of achieving enhancement mode operation introduce different kinds of defects, it would be of value to see the differences in forward bias **CV** measurements and transient current measurements.

# **Bibliography**

- **[1]** H. P. Maruska and **J. J.** Tietjen, "THE PREPARATION **AND** PROPERTIES OF VAPOR-DEPOSITED **SINGLE-CRYSTAL-LINE** GaN," App. Phys. Lett., vol. **15,** no. **10, pp. 327-329,** Nov. **1969.**
- [2] H. P. Maruska, **D. A.** Stevenson, and **J. 1.** Pankove, "Violet luminescence of Mg-doped GaN," **Appl.** Phys. Lett., vol. 22, no. **6, pp. 303-305,** Mar. **1973.**
- **[3]** H. Amano, M. Kito, K. Hiramatsu, and **I.** Akasaki, "P-Type Conduction in Mg-Doped GaN Treated with Low-Energy Electron Beam Irradiation (LEEBI)," Jpn. **J. Appl.** Phys., vol. **28,** no. **12A, p.** L2112, Dec. **1989.**
- [4] **S.** Nakamura, **S.** Pearton, and **G.** Fasol, "Background," in The Blue Laser Diode, Springer Berlin Heidelberg, 2000, **pp. 7-28.**
- **[5]** M. **A.** Khan, **J.** M. V. Hove, **J. N.** Kuznia, and **D.** T. Olson, "High electron mobility GaN/AlxGal-xN heterostructures grown by low-pressure metalorganic chemical vapor deposition," Appl. Phys. Lett., vol. **58,** no. 21, **pp.** 2408-2410, May **1991.**
- **[6]** M. **A.** Khan, **J. N.** Kuznia, **A.** R. Bhattarai, and **D.** T. Olson, "Metal semiconductor field effect transistor based on single crystal GaN," **Appl.** Phys. Lett., vol. **62,** no. **15, pp. 1786-1787,** Apr. **1993.**
- **[7]** M. **A.** Khan, **A.** Bhattarai, **J. N.** Kuznia, and **D.** T. Olson, "High electron mobility transistor based on a GaN-AIxGal-xN heterojunction," **Appl.** Phys. Lett., vol. **63,** no. **9, pp.** 1214-1215, Aug. **1993.**
- **[8]** L. F. Eastman and **U.** K. Mishra, "The Toughest Transistor Yet [GaN Transistors]," IEEE Spectr, vol. **39,** no. **5, pp. 28-33,** May 2002.
- **[9] N.** Zhang, V. Mehrotra, **S.** Chandrasekaran, B. Moran, L. Shen, **U.** Mishra, **E.** Etzkorn, and **D.** Clarke, "Large area GaN HEMT power devices for power electronic applications: switching and temperature characteristics," in Power Electronics Specialist Conference, **2003. PESC'03. 2003 IEEE** 34th Annual, **2003,** vol. **1, pp. 233-237** vol.1.
- **[10]** M. . Khan, **G.** Simin, **S. G.** Pytel, **A.** Monti, **E.** Santi, and **J.** L. Hudgins, "New Developments in Gallium Nitride and the Impact on Power Electronics," in Power Electronics Specialists Conference, **2005. PESC '05. IEEE** 36th, **2005, pp. 15-26.**
- **[11]** M. **A.** Khan, X. Hu, **G.** Sumin, **A.** Lunev, **J.** Yang, R. Gaska, and M. **S.** Shur, "AIGaN/GaN metal oxide semiconductor heterostructure field effect transistor," **IEEE** Electron Device Lett., vol. 21, no. 2, **pp.** 63-65, Feb. 2000.
- [12] T. Hashizume, **S.** Ootomo, and H. Hasegawa, "Suppression of current collapse in insulated gate AlGaN/GaN heterostructure field-effect transistors using ultrathin **A1203** dielectric," **App.** Phys. Lett., vol. **83,** no. 14, **pp. 2952-2954,** Oct. **2003.**
- **[13]** P. **D.** Ye, B. Yang, K. K. **Ng, J.** Bude, **G. D.** Wilk, **S.** Halder, and **J. C.** M. Hwang, "GaN metal-oxidesemiconductor high-electron-mobility-transistor with atomic layer deposited **A1203** as gate dielectric," **App.** Phys. Lett., vol. **86,** no. **6, p. 063501,** Feb. **2005.**
- [14] **C.** Liu, **E.** F. Chor, and L. **S.** Tan, "Investigations of HfO2/AIGaN/GaN metal-oxide-semiconductor high electron mobility transistors," **App!.** Phys. Lett., vol. **88,** no. **17, p. 173504,** Apr. **2006.**
- **[15]** Y. Yue, Y. Hao, **J.** Zhang, **J.** Ni, W. Mao, **Q.** Feng, and L. Liu, "AIGaN/GaN MOS-HEMT With Dielectric and Interfacial Passivation Layer Grown **by** Atomic Layer Deposition," **IEEE** Electron Device Lett., vol. **29,** no. **8, pp. 838-840,** Aug. **2008.**
- **[16] D. A.** Deen and **J. G.** Champlain, "High frequency capacitance-voltage technique for the extraction of interface trap density of the heterojunction capacitor: Terman's method revised," **App.** Phys. Lett., vol. **99,** no. **5, p. 053501,** Aug. 2011.
- **[17]** B. L. Swenson and **U.** K. Mishra, "Photoassisted high-frequency capacitance-voltage characterization of the Si3N4/GaN interface," **J. Appl.** Phys., vol. **106,** no. **6, p.** 064902, Sep. **2009.**
- **[18] C.** Mizue, Y. Hori, M. Miczek, and T. Hashizume, "Capacitance-Voltage Characteristics of Al<sub>2</sub>O<sub>3</sub>/AlGaN/GaN Structures and State Density Distribution at Al<sub>2</sub>O<sub>3</sub>/AlGaN Interface," Jpn. J. Appl. *Phys.,* vol. **50, p.** 021001, 2011.
- **[19]** P. Lagger, **C.** Ostermaier, **G.** Pobegen, and **D.** Pogany, "Towards understanding the origin of threshold voltage instability of AIGaN/GaN MIS-HEMTs," in Electron Devices Meeting (IEDM), 2012 **IEEE** International, 2012, **pp.** 13.1.1-13.1.4.
- [20] International Rectifier, "International Rectifier Commences Commercial Shipments of Gallium Nitride on Silicon Devices." [Online]. Available: http://www.irf.com/press-room/pressreleases/nr130509.
- [21] B. De Jaeger, M. Van Hove, **D.** Wellekens, X. Kang, H. Liang, **G.** Mannaert, K. Geens, and **S.** Decoutere, "Au-free CMOS-compatible AIGaN/GaN HEMT processing on 200 mm Si substrates," in 2012 24th International Symposium on Power Semiconductor Devices and ICs **(ISPSD),** 2012, **pp.** 49-52.
- [22] M. Van Hove, **S.** Boulay, **S.** R. Bahl, **S.** Stoffels, X. Kang, **D.** Wellekens, K. Geens, **A.** Delabie, and **S.** Decoutere, **"CMOS** Process-Compatible High-Power Low-Leakage AIGaN/GaN MISHEMT on Silicon," **IEEE** Electron Device Lett., vol. **33,** no. **5, pp. 667-669,** May 2012.
- **[23]** R. Wang, **G.** Li, **J.** Guo, B. Song, **J.** Verma, Z. Hu, Y. Yue, K. Nomoto, **S.** Ganguly, **S.** Rouvimov, X. Gao, **0.** Laboutin, Y. Cao, W. Johnson, P. Fay, **D.** Jena, and H. **G.** Xing, "Dispersion-free operation in InAIN-based HEMTs with ultrathin or no passivation," in Electron Devices Meeting (IEDM), **2013 IEEE** International, **2013, pp. 28.6.1-28.6.4.**
- [24] R. .-Y. Sah, "Evolution of the **MOS** transistor-from conception to **VLSI,"** Proc. **IEEE,** vol. **76,** no. **10, pp. 1280-1326,** Oct. **1988.**
- **[25] D.** Kahng, **"A** historical perspective on the development of **MOS** transistors and related devices," **IEEE** Trans. Electron Devices, vol. **23,** no. **7, pp. 655-657,** Jul. **1976.**
- **[26]** F. Wanlass and **C.** Sah, "Nanowatt logic using field-effect metal-oxide semiconductor triodes," in Solid-State Circuits Conference. Digest of Technical Papers. **1963 IEEE** International, **1963,** vol. VI, **pp. 32-33.**
- **[27] E.** H. Snow, **A. S.** Grove, B. **E.** Deal, and **C.** T. Sah, "Ion Transport Phenomena in Insulating Films," **J. App/.** Phys., vol. **36,** no. **5, pp. 1664-1673,** May **1965.**
- **[28] E.** H. Nicollian and **J.** R. Brews, **MOS** (Metal Oxide Semiconductor) Physics and Technology. Wiley, **1982.**
- **[29] J. D.** Plummer, M. Deal, and P. **D.** Griffin, Silicon **VLSI** Technology: Fundamentals, Practice, and Modeling, **1** edition. Upper Saddle River, **NJ:** Prentice Hall, 2000.
- **[30]** P. F. Schmidt, M. **J.** Rand, **J.** P. Mitchell, and **J. D.** Ashner, "Radiation-Insensitive Silicon Oxynitride Films for Use in Silicon Devices," IEEE Trans. Nucl. Sci., vol. 16, no. 6, pp. 211-219, Dec. 1969.
- **[31] J.** V. Dalton and **J.** Drobek, "Structure and Sodium Migration in Silicon Nitride Films," **J.** Electrochem. Soc., vol. **115,** no. **8, pp. 865-868,** Aug. **1968.**
- **[32] D.** Hausmann, **J.** Becker, **S.** Wang, and R. **G.** Gordon, "Rapid Vapor Deposition of **Highly** Conformal Silica Nanolaminates," Science, vol. **298,** no. **5592, pp.** 402-406, Oct. 2002.
- **[33]** K. Schjolberg- Henriksen, **G. U.** Jensen, **A.** Hanneborg, and H. Jakobsen, "Sodium contamination in integrated **MEMS** packaged **by** anodic bonding," in **IEEE** The Sixteenth Annual International Conference on Micro Electro Mechanical Systems, **2003. MEMS-03** Kyoto, **2003, pp. 626-629.**
- [34] H. K. Jang, Y. **D.** Chung, **S.** W. Whangbo, Y. **S.** Lee, **I.** W. Lyo, **C. N.** Whang, **S. J.** Lee, and **G.** Kim, "Effects of chemical etching with sulfuric acid on glass surface," *J.* Vac. Sci. Technol. **A,** vol. **18,** no. 2, **pp.** 401-404, Mar. 2000.
- **[35]** H. K. Jang, Y. **D.** Chung, **S.** W. Whangbo, **I.** W. Lyo, **C. N.** Whang, **S. J.** Lee, and **S.** Lee, "Effects of chemical etching with hydrochloric acid on a glass surface," **J.** Vac. Sci. Technol. **A,** vol. **18,** no. **5, pp. 2563-2567,** Sep. 2000.
- **[36]** X. Wang, **0. 1.** Saadat, B. Xi, X. Lou, R. **J.** Molnar, T. Palacios, and R. **G.** Gordon, "Atomic layer deposition of Sc203 for passivating AIGaN/GaN high electron mobility transistor devices," **Appl.** Phys. Lett., vol. **101,** no. **23, p. 232109,** Dec. 2012.
- **[37] J.** Son, V. Chobpattana, B. M. McSkimming, and **S.** Stemmer, "Fixed charge in high-k/GaN metaloxide-semiconductor capacitor structures," **Appl.** Phys. Lett., vol. **101,** no. **10, p. 102905,** Sep. 2012.
- **[38]** M. Esposto, **S.** Krishnamoorthy, **D. N.** Nath, **S.** Bajaj, T.-H. Hung, and **S.** Rajan, "Electrical properties of atomic layer deposited aluminum oxide on gallium nitride," **Appl.** Phys. Lett., vol. **99,** no. **13, p.** 133503, Sep. 2011.
- **[39] S.** Ganguly, **J.** Verma, **G.** Li, T. Zimmermann, H. Xing, and **D.** Jena, "Presence and origin of interface charges at atomic-layer deposited **A1203/ll** -nitride heterojunctions," **Appl.** Phys. Lett., vol. **99,** no. **19, p.** 193504, Nov. 2011.
- [40] **J.** Kuzmik, P. Javorka, **A.** Alam, M. Marso, M. Heuken, and P. Kordos, "Determination of channel temperature in AIGaN/GaN HEMTs grown on sapphire and silicon substrates using **DC** characterization method," **IEEE** Trans. Electron Devices, vol. 49, no. **8, pp.** 1496-1498, Aug. 2002.
- [41] R. Gaska, **A.** Osinsky, **J.** W. Yang, and M. **S.** Shur, "Self-heating in high-power AIGaN-GaN HFETs," **IEEE** Electron Device Lett., vol. **19,** no. **3, pp. 89-91,** Mar. **1998.**
- [42] **S.** B. **S.** Heil, **J.** L. van Hemmen, **C. J.** Hodson, **N.** Singh, **J.** H. Klootwijk, F. Roozeboom, M. **C.** M. van de Sanden, and W. M. M. Kessels, "Deposition of TiN and **HfO2** in a commercial 200mm remote plasma atomic layer deposition reactor," **J.** Vac. Sci. Technol. **A,** vol. **25,** no. **5, pp. 1357-1366,** Sep. **2007.**
- [43] W. Kern, "The Evolution of Silicon Wafer Cleaning Technology," **J.** Electrochem. Soc., vol. **137,** no. **6, pp. 1887-1892,** Jun. **1990.**
- [44] W. Kern and **D.** Puotinen, "Cleaning Solutions Based on Hydrogen Peroxide for Use in Silicon Semiconductor Technology," RCA Rev., vol. **31, pp. 187-206,** Jun. **1970.**
- [45] **A. A.** Istratov, H. HiesImair, and **E.** R. Weber, "Iron contamination in silicon technology," **App/.** Phys. **A,** vol. **70,** no. **5, pp.** 489-534, May 2000.
- [46] Z. Fan, **S. N.** Mohammad, W. Kim, **0.** Aktas, **A. E.** Botchkarev, and H. Morkog, "Very low resistance multilayer Ohmic contact to n-GaN," **Appl.** Phys. Lett., vol. **68,** no. 12, **pp. 1672-1674,** Mar. **1996.**
- [47] F. M. Mohammed, L. Wang, **D.** Selvanathan, H. Hu, and **I.** Adesida, "Ohmic contact formation mechanism of Ta/Al/Mo/Au and Ti/Al/Mo/Au metallizations on AlGaN/GaN HEMTs," J. Vac. Sci. Technol. B, vol. **23,** no. **6, pp. 2330-2335,** Nov. **2005.**
- [48] **S.** Heikman, **S.** Keller, **S.** P. DenBaars, and **U.** K. Mishra, "Growth of Fe doped semi-insulating GaN **by** metalorganic chemical vapor deposition," **Appl.** Phys. Lett., vol. **81,** no. **3, pp.** 439-441, Jul. 2002.
- [49] Z. Bougrioua, M. Azize, **A.** Jimenez, **A.-F.** Brafia, P. Lorenzini, B. Beaumont, **E.** Muioz, and P. Gibart, "Fe doping for making resistive GaN layers with low dislocation density; consequence on HEMTs," Phys. Status Solidi **C,** vol. 2, no. **7, pp.** 2424-2428, May **2005.**
- **[50] D.** K. Schroder and H. **C.** Nathanson, "On the separation of bulk and surface components of lifetime using the pulsed **MOS** capacitor," Solid-State Electron., vol. **13,** no. **5, pp. 577-582,** May **1970.**
- **[51] D.** W. Johnson, R. T. P. Lee, R. **J.** W. Hill, M. H. Wong, **G.** Bersuker, **E.** L. Piner, P. **D.** Kirsch, and H. R. Harris, "Threshold Voltage Shift Due to Charge Trapping in Dielectric-Gated AIGaN/GaN High Electron Mobility Transistors Examined in Au-Free Technology," **IEEE** Trans. Electron Devices, vol. **60,** no. **10, pp. 3197-3203,** Oct. **2013.**
- **[52] S. N.** Mohammad, "Contact mechanisms and design principles for nonalloyed ohmic contacts to n-GaN," **J. Appl.** Phys., vol. **95,** no. **9, pp. 4856-4865,** May 2004.
- **[53]** K.-M. Chang, **C.-C.** Cheng, and **J.-Y.** Chu, "The Variation of Ohmic Contacts and Surface Characteristics on p-GaN Induced **by** Reactive Ion Etching," *J.* Electrochem. Soc., vol. 149, no. **7, pp. G367-G369,** Jul. 2002.
- [54] T. Hashizume and H. Hasegawa, "Effects of nitrogen deficiency on electronic properties of AIGaN surfaces subjected to thermal and plasma processes," Appl. Surf. Sci., vol. 234, no. 1-4, pp. 387-394, Jul. 2004.
- **[55]** K. Matsuura, **D.** Kikuta, **J.-P.** Ao, H. Ogiya, M. Hiramoto, H. Kawai, and Y. Ohno, "Inductively Coupled Plasma Reactive Ion Etching with SiCl4 Gas for Recessed Gate AlGaN/GaN Heterostructure Field Effect Transistor," Jpn. **J. Appl.** Phys., vol. 46, no. 4S, **p. 2320,** Apr. **2007.**
- **[56] D.** L. Flamm and V. M. Donnelly, "The design of plasma etchants," Plasma Chem. Plasma Process., vol. **1,** no. 4, **pp. 317-363,** Dec. **1981.**
- **[57] D. A.** Danner and **D.** W. Hess, "The Effect of Temperature and Flow Rate on Aluminum Etch Rates in RF Plasmas," **J.** Electrochem. Soc., vol. **133,** no. **1, pp. 151-155,** Jan. **1986.**
- **[58] D. A.** Danner, M. Dalvie, and **D.** W. Hess, "Plasma Etching of Aluminum **A** Comparison of Chlorinated Etchants," **J.** Electrochem. Soc., vol. 134, no. **3, pp. 669-673,** Mar. **1987.**
- **[59]** H. Sumi, T. Yanagida, Y. Sugano, and **J. N.** Sasserath, "New contact process using soft etch for stable ohmic characteristics and its application to **0.1** micron **CMOS** devices," in Electron Devices Meeting, 1994. IEDM '94. Technical Digest., International, 1994, **pp. 113-116.**
- **[60]** T. Taguwa, K. Urabe, M. Sekine, Y. Yamada, and T. Kikkawa, "Low contact resistance metallization for gigabit scale DRAMs using fully-dry cleaning **by** Ar/H2 ECR plasma," in Electron Devices Meeting, **1995. IEDM'95.,** International, **1995, pp. 695-698.**
- **[61] D. J.** Meyer, "Surface passivation studies of aluminum gallium nitride/gallium nitride high electron mobility transistors," Ph.D., The Pennsylvania State University, United States **--** Pennsylvania, **2008.**
- **[62] N.** Nepal, **N.** Y. Garces, **D. J.** Meyer, **J.** K. Hite, M. **A.** Mastro, and **J.** Charles R. **Eddy,** "Assessment of GaN Surface Pretreatment for Atomic Layer Deposited High-k Dielectrics," **Appl.** Phys. Express, vol. 4, no. **5, p. 055802,** May 2011.
- **[63] S.** W. King, **J.** P. Barnak, M. **D.** Bremser, K. M. Tracy, **C.** Ronning, R. F. Davis, and R. **J.** Nemanich, "Cleaning of **AIN** and GaN surfaces," *J.* **Appl.** Phys., vol. 84, no. **9, pp. 5248-5260,** Nov. **1998.**
- [64] K. R. Williams, K. Gupta, and M. Wasilik, "Etch rates for micromachining processing-Part **II," J.** Microelectromechanical Syst., vol. 12, no. **6, pp. 761-778,** Dec. **2003.**
- **[65]** P. Ranade, H. Takeuchi, **T.-J.** King, and **C.** Hu, "Work Function Engineering of Molybdenum Gate Electrodes **by** Nitrogen Implantation," Electrochem. Solid-State Lett., vol. 4, no. **11, pp. G85-G87,** Nov. 2001.
- **[66]** T. Fujishima, **S.** Joglekar, **D.** Piedra, **H.-S.** Lee, Y. Zhang, **A.** Uedono, and T. Palacios, "Formation of low resistance ohmic contacts in GaN-based high electron mobility transistors with **BC13** surface plasma treatment," **Appl.** Phys. Lett., vol. **103,** no. **8, p. 083508,** Aug. **2013.**
- **[67] S.** Yang, Z. Tang, K.-Y. Wong, Y.-S. Lin, Y. Lu, **S.** Huang, and K. **J.** Chen, "Mapping of interface traps in high-performance A1203/AlGaN/GaN MIS-heterostructures using frequency- and temperaturedependent **C-V** techniques," in Electron Devices Meeting (IEDM), **2013 IEEE** International, **2013, pp. 6.3.1-6.3.4.**
- **[68]** M. Kuhn, **"A** quasi-static technique for **MOS C-V** and surface state measurements," Solid-State Electron., vol. **13,** no. **6, pp. 873-885,** Jun. **1970.**
- **[69]** B. Monderer and **A. A.** Lakhani, "Measurement of the quasi-static **C-V** curves of an **MIS** structure in the presence of charge leakage," Solid-State Electron., vol. **28,** no. **5, pp.** 447-451, May **1985.**
- **[70] J.** Schmitz, M. H. H. Weusthof, and **A.** Hof, "Leakage current correction in quasi-static **C-V** measurements," in The International Conference on Microelectronic Test Structures, 2004. Proceedings. **ICMTS** '04, 2004, **pp. 179-181.**
- **[71]** Y. Hori, **C.** Mizue, and T. Hashizume, "Process Conditions for Improvement of Electrical Properties of A1203/n-GaN Structures Prepared **by** Atomic Layer Deposition," Jpn. *J.* **Appl.** Phys., vol. 49, no. 8R, **p. 080201,** Aug. 2010.
- **[72]** R. Vetury, **N.-Q.** Zhang, **S.** Keller, and **U.** K. Mishra, "The impact of surface states on the **DC** and RF characteristics of AIGaN/GaN HFETs," **IEEE** Trans. Electron Devices, vol. 48, no. **3, pp. 560-566,** Mar. 2001.
- **[73]** H. Kim, R. M. Thompson, V. Tilak, T. R. Prunty, **J.** R. Shealy, and L. F. Eastman, "Effects of SiN passivation and high-electric field on AIGaN-GaN HFET degradation," **IEEE** Electron Device Lett., vol. 24, no. **7, pp.** 421-423, Jul. **2003.**
- [74] H. Reisinger, T. Grasser, W. Gustin, and **C.** Schlunder, "The statistical analysis of individual defects constituting **NBTI** and its implications for modeling **DC-** and AC-stress," in Reliability Physics Symposium (IRPS), 2010 **IEEE** International, 2010, **pp. 7-15.**
- **[75] G.** P. Lansbergen, K. Y. Wong, Y. **S.** Lin, **J.** L. Yu, F. **J.** Yang, **C.** L. Tsai, and **A.** Oates, "Threshold voltage drift (PBTI) in GaN **D-MODE** MISHEMTs: Characterization of fast trapping components," in Reliability Physics Symposium, 2014 **IEEE** International, 2014, **pp.** 6C.4.1-6C.4.6.
- **[76]** P. Lagger, **A.** Schiffmann, **G.** Pobegen, **D.** Pogany, and **C.** Ostermaier, "Very Fast Dynamics of Threshold Voltage Drifts in GaN-Based MIS-HEMTs," **IEEE** Electron Device Lett., vol. 34, no. **9, pp.** 1112-1114, Sep. 2013.
- **[77] J.** Joh and **J. A.** del Alamo, **"A** Current-Transient Methodology for Trap Analysis for GaN High Electron Mobility Transistors," **IEEE** Trans. Electron Devices, vol. **58,** no. **1, pp.** 132-140, Jan. 2011.
- **[78] S.-T.** Chang, **N.** M. Johnson, and **S. A.** Lyon, "Capture and tunnel emission of electrons **by** deep levels in ultrathin nitrided oxides on silicon," **App/.** Phys. Lett., vol. 44, no. **3, pp. 316-318,** Feb. 1984.
- [79] M. Grant and S. Boyd, CVX: Matlab software for disciplined convex programming, version 2.1. 2014.
- **[80]** M. Grant and **S.** Boyd, "Graph implementations for nonsmooth convex programs, Recent Advances in Learning and Control (a tribute to M. Vidyasagar)," in Lecture Notes in Control and Information Sciences, Springer, **2008, pp. 95-110.**
- **[81]** M. Lenzlinger and **E.** H. Snow, "Fowler-Nordheim Tunneling into Thermally Grown Si02," **J. App/.** Phys., vol. 40, no. **1, pp. 278-283,** Jan. **1969.**
- **[82] J.** Z. Li, **J.** Y. Lin, H. X. Jiang, M. **A.** Khan, and **Q.** Chen, "Persistent photoconductivity in a twodimensional electron gas system formed **by** an AIGaN/GaN heterostructure," **J. App/.** Phys., vol. **82,** no. **3, pp. 1227-1230,** Aug. **1997.**
- **[83] S. J.** Chung, **0.** H. Cha, Y. **S.** Kim, **C.-H.** Hong, H. **J.** Lee, M. **S.** Jeong, **J. 0.** White, and E.-K. Suh, "Yellow luminescence and persistent photoconductivity of undoped n-type GaN," **J. App/.** Phys., vol. **89,** no. **10, pp.** 5454-5459, May 2001.
- [84] X. Z. Dang, **C. D.** Wang, **E.** T. Yu, K. **S.** Boutros, and **J.** M. Redwing, "Persistent photoconductivity and defect levels in n-type AlGaN/GaN heterostructures," App. Phys. Lett., vol. **72,** no. 21, **pp.** 2745- **2747,** May **1998.**
- **[85] C.** V. Reddy, K. Balakrishnan, H. Okumura, and **S.** Yoshida, "The origin of persistent photoconductivity and its relationship with yellow luminescence in molecular beam epitaxy grown undoped GaN," **App/.** Phys. Lett., vol. **73,** no. 2, **pp.** 244-246, Jul. **1998.**
- **[86] S. C.** Sun and **J. D.** Plummer, "Electron Mobility in Inversion and Accumulation Layers on Thermally Oxidized Silicon Surfaces," **IEEEJ.** Solid-State Circuits, vol. **15,** no. 4, **pp. 562-573,** Aug. **1980.**
- **[87] D.** Munteanu, **S.** Cristoloveanu, and H. Hovel, "Circular Pseudo-Metal Oxide Semiconductor Field Effect Transistor in Silicon-on-Insulator Analytical Model, Simulation, and Measurements," Electrochem. Solid-State Lett., vol. 2, no. **5, pp.** 242-243, May **1999.**
- **[88] S.** Cristoloveanu, **D.** Munteanu, and M. **S.** T. Liu, **"A** review of the pseudo-MOS transistor in **SOI** wafers: operation, parameter extraction, and applications," **IEEE** Trans. Electron Devices, vol. 47, no. **5, pp. 1018-1027,** May 2000.
- **[89]** M. **E.** Levinshtein, P. **A.** Ivanov, M. **A.** Khan, **G.** Simin, **J.** Zhang, X. Hu, and **J.** Yang, "Mobility enhancement in AIGaN/GaN metal-oxide-semiconductor heterostructure field effect transistors," Semicond. Sci. Technol., vol. **18,** no. **7, p. 666,** Jul. **2003.**
- **[90] G. S.** Marlow and M. B. Das, "The effects of contact size and non-zero metal resistance on the determination of specific contact resistance," Solid-State Electron., vol. **25,** no. 2, **pp.** 91-94, Feb. **1982.**
- **[91]** F. Gaudreau, P. Fournier, **C.** Carlone, **S.** M. Khanna, H. Tang, **J.** Webb, and **A.** Houdayer, "Transport properties of proton-irradiated gallium nitride-based two-dimensional electron-gas system," **IEEE** Trans. NucL. Sci., vol. 49, no. **6, pp. 2702-2707,** Dec. 2002.
- **[92]** X. Hu, **A.** Karmarkar, B. Jun, **D.** M. Fleetwood, R. **D.** Schrimpf, R. **D.** Geil, R. **.** Weller, B. **D.** White, M. Bataiev, L. **J.** Brillson, and **U.** K. Mishra, "Proton-irradiation effects on AIGaN/AIN/GaN high electron mobility transistors," **IEEE** Trans. Nucl. Sci., vol. **50,** no. **6, pp. 1791-1796,** Dec. **2003.**
- **[93]** M. L. Green, M.-Y. Ho, B. Busch, **G. D.** Wilk, T. Sorsch, T. Conard, B. Brijs, W. Vandervorst, P. I. Raisanen, **D.** Muller, M. Bude, and **J.** Grazul, "Nucleation and growth of atomic layer deposited **HfO2** gate dielectric layers on chemical oxide (Si-O-H) and thermal oxide (SiO2 or Si-O-N) underlayers," **J. Appl.** Phys., vol. **92,** no. 12, **pp. 7168-7174,** Dec. 2002.
- [94] P. Sivasubramani, T. **J.** Park, B. **E.** Coss, **A.** Lucero, **J.** Huang, B. Brennan, Y. Cao, **D.** Jena, H. (Grace) Xing, R. M. Wallace, and **J.** Kim, "In-situ X-ray photoelectron spectroscopy of trimethyl aluminum and water half-cycle treatments on HF-treated and 03-oxidized GaN substrates," Phys. Status Solidi RRL **-** Rapid Res. Lett., vol. **6,** no. **1, pp.** 22-24, Jan. 2012.
- **[95]** M. Miyashita, M. Itano, T. Imaoka, **I.** Kawanabe, and T. Ohmi, "Dependence of Thin Oxide Films Quality on Surface Micro-Roughness," in, **1991** Symposium on **VLSI** Technology, **1991.** Digest of Technical Papers, **1991, pp.** 45-46.
- **[96]** M. M. Frank and Y. **J.** Chabal, "Surface and Interface Chemistry for Gate Stacks on Silicon," in Into the Nano Era, **D.** H. R. Huff, **Ed.** Springer Berlin Heidelberg, **2009, pp. 113-168.**
- **[97]** L. Shen, **S.** Heikman, B. Moran, R. Coffie, **N.-Q.** Zhang, **D.** Buttari, **I.** Smorchkova, **S.** Keller, **S.** P. DenBaars, and **U.** K. Mishra, "AlGaN/AIN/GaN high-power microwave HEMT," **IEEE** Electron Device Lett., vol. 22, no. **10, pp.** 457-459, Oct. 2001.
- **[98]** M. Grundmann, BandEng..
- **[99]** Y. Hori, Z. Yatabe, and T. Hashizume, "Characterization of interface states in A1203/AIGaN/GaN structures for improved performance of high-electron-mobility transistors," **J. Appl.** Phys., vol. 114, no. 24, **p.** 244503, Dec. **2013.**
- **[100]** B. **E.** Deal, **E.** L. MacKenna, and P. L. Castro, "Characteristics of Fast Surface States Associated with Si02 **-** Si and Si3 **N** 4 **-** Si02 **-** Si Structures," **J.** Electrochem. Soc., vol. **116,** no. **7, pp. 997-1005,** Jul. **1969.**
- **[101] E. J.** Kim, L. Wang, P. M. Asbeck, K. **C.** Saraswat, and P. **C.** McIntyre, "Border traps in A12O3/In0.53Ga0.47As **(100)** gate stacks and their passivation **by** hydrogen anneals," **Appl.** Phys. Lett., vol. **96,** no. **1, p. 012906,** Jan. 2010.
- [102] **S.** Zafar, **A.** Callegari, V. Narayanan, and **S.** Guha, "Impact of moisture on charge trapping and flatband voltage in **A1203** gate dielectric films," **App/.** Phys. Lett., vol. **81,** no. 14, **pp. 2608-2610,** Sep. 2002.
- **[103] S. J.** Pearton, H. Cho, **J.** R. LaRoche, F. Ren, R. **G.** Wilson, and **J.** W. Lee, "Oxygen diffusion into Si02 capped GaN during annealing," **Appl.** Phys. Lett., vol. **75,** no. **19, pp.** 2939-2941, Nov. **1999.**
- [104] H. Masato, Y. Ikeda, T. Matsuno, K. Inoue, and K. Nishii, "Novel high drain breakdown voltage AIGaN/GaN HFETs using selective thermal oxidation process," in Electron Devices Meeting, 2000. IEDM **'00.** Technical Digest. International, 2000, **pp. 377-380.**
- **[105]** F. Roccaforte, F. Giannazzo, F. lucolano, **C.** Bongiorno, and V. Raineri, "Two-dimensional electron gas insulation **by** local surface thin thermal oxidation in AIGaN/GaN heterostructures," **App/.** Phys. Lett., vol. **92,** no. **25, p. 252101,** Jun. **2008.**
- **[106]** F. Roccaforte, F. Giannazzo, F. lucolano, **C.** Bongiorno, and V. Raineri, "Electrical behavior of AIGaN/GaN heterostuctures upon high-temperature selective oxidation," **J. App/.** Phys., vol. **106,** no. 2, **p. 023703,** Jul. **2009.**
- **[107] G.** Greco, P. Fiorenza, F. Giannazzo, **A.** Alberti, and F. Roccaforte, "Nanoscale electrical and structural modification induced **by** rapid thermal oxidation of AIGaN/GaN heterostructures," Nanotechnology, vol. **25,** no. 2, **p. 025201,** Jan. 2014.
- **[108]** M. Eickelkamp, M. Weingarten, L. R. Khoshroo, **N.** Ketteniss, H. Behmenburg, M. Heuken, **D.** Donoval, **A.** Chvala, P. Kordos, H. Kalisch, and **A.** Vescan, "Electrical properties of thermally oxidized AlInN/AIN/GaN-based metal oxide semiconductor hetero field effect transistors," **J. App/.** Phys., vol. **110,** no. **8, p.** 084501, Oct. 2011.
- **[109] S.** Arulkumaran, T. Egawa, and H. Ishikawa, "Studies of Electron Beam Evaporated SiO2/AIGaN/GaN Metal-Oxide-Semiconductor High-Electron-Mobility Transistors," Jpn. **J. Appl.** *Phys.,* vol. 44, no. **6L, p. L812,** Jun. **2005.**
- **[110] C. J.** Kirkpatrick, B. Lee, R. Suri, X. Yang, and V. Misra, "Atomic Layer Deposition of for AIGaN/GaN MOS-HFETs," **IEEE** Electron Device Lett., vol. **33,** no. **9, pp.** 1240-1242, Sep. 2012.
- **[111] E. D.** Readinger, **S. D.** Wolter, **D.** L. Waltemyer, **J.** M. Delucca, **S. E.** Mohney, B. **1.** Prenitzer, L. **A.** Giannuzzi, and R. **J.** Molnar, "Wet thermal oxidation of GaN," **J.** Electron. Mater., vol. **28,** no. **3, pp. 257-260,** Mar. **1999.**
- [112] R. Dwiliński, R. Doradziński, J. Garczyński, L. P. Sierzputowski, A. Puchalski, Y. Kanbara, K. Yagi, H. Minakuchi, and H. Hayashi, "Bulk ammonothermal GaN," **J.** Cryst. Growth, vol. **311,** no. **10, pp. 3015-3018,** May **2009.**
- **[113]** P. Kruszewski, P. Prystawko, **I.** Kasalynas, **A.** Nowakowska-Siwinska, M. Krysko, **J.** Plesiewicz, **J.** Smalc-Koziorowska, R. Dwilinski, M. Zajac, R. Kucharski, and M. Leszczynski, "AIGaN/GaN HEMT structures on ammono bulk GaN substrate," Semicond. Sci. Technol., vol. **29,** no. **7, p.** 075004, Jul. 2014.