Repository logo
Log in(current)
Repository logoMIT Open ScholarshipDSpace@MIT
  1. Home
  2. MIT Open Access Articles
  3. MIT Open Access Articles
  4. IMP: Indirect Memory Prefetcher

IMP: Indirect Memory Prefetcher

Thumbnail Image
Download
Name

IMP Indirect memory prefetcher.pdf

Size

812.79 KB

Format

Adobe PDF

Checksum (MD5)

7dd5564672aa368ab4d7aed3ab39532a

Author(s)
Yu, Xiangyao
•
Hughes, Christopher J.
•
Satish, Nadathur
•
Devadas, Srinivas
Date Issued
December 2015
Journal
Proceedings of the 48th International Symposium on Microarchitecture - MICRO-48
Publisher
Association for Computing Machinery (ACM)
Citation
Yu, Xiangyao, Christopher J. Hughes, Nadathur Satish, and Srinivas Devadas. “IMP: Indirect Memory Prefetcher” Proceedings of the 48th International Symposium on Microarchitecture - MICRO-48 (2015).
Version
Author's final manuscript
Abstract
Machine learning, graph analytics and sparse linear algebra-based applications are dominated by irregular memory accesses resulting from following edges in a graph or non-zero elements in a sparse matrix. These accesses have little temporal or spatial locality, and thus incur long memory stalls and large bandwidth requirements. A traditional streaming or striding prefetcher cannot capture these irregular access patterns. A majority of these irregular accesses come from indirect patterns of the form A[B[i]]. We propose an efficient hardware indirect memory prefetcher (IMP) to capture this access pattern and hide latency. We also propose a partial cacheline accessing mechanism for these prefetches to reduce the network and DRAM bandwidth pressure from the lack of spatial locality. Evaluated on 7 applications, IMP shows 56% speedup on average (up to 2.3×) compared to a baseline 64 core system with streaming prefetchers. This is within 23% of an idealized system. With partial cacheline accessing, we see another 9.4% speedup on average (up to 46.6%).
MIT Department
Massachusetts Institute of Technology. Computer Science and Artificial Intelligence Laboratory
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Terms of Use
Creative Commons Attribution-Noncommercial-Share Alike
http://creativecommons.org/licenses/by-nc-sa/4.0/
Persistent DSpace Link
http://hdl.handle.net/1721.1/112347
DOI of Published Version
https://doi.org/10.1145/2830772.2830807
Repository logo
PrivacyPermissionsAccessibilityContact us
Repository logo
Notify us about copyright concerns.