The effects of excess loop delay in continuous-time sigma-delta modulators
Name
79619132-MIT.pdf
Description
Full printable version
Size
3.16 MB
Format
Adobe PDF
Checksum (MD5)
28cb47cefe7f8b63cad3b4e536b3a7d6
Author(s)
Lee, Hyunjoo Jenny
Advisor(s)
William Yang and Hae-Sung Lee.
Date Issued
2005
Publisher
Massachusetts Institute of Technology
Abstract
Continuous-time sigma-delta (CT-Sigma Delta) modulators have recently received great attention in the academia as well as in the industry. Despite the improved understanding of the operation of CT-Sigma Delta modulators, the problem due to excess loop delay that arises from timing mismatch and parasitic delay still remains unsolved. Thus, the thesis investigates the effects of the excess loop delay. In specific, the sensitivity of various CT-Sigma Delta topologies to the excess loop delay is explored by converting the CT modulators to its DT equivalents and realizing loop filters in state-space representations in MATLAB ©.
Description
Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2005.
Includes bibliographical references (p. 79-80).
Subjects
Electrical Engineering and Computer Science.
MIT Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Terms of Use
M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission.
Persistent DSpace Link
