Repository logo
Log in(current)
Repository logoMIT Open ScholarshipDSpace@MIT
  1. Home
  2. Computer Science and Artificial Intelligence Lab (CSAIL)
  3. Artificial Intelligence Lab Publications
  4. AI Technical Reports (1964 - 2004)
  5. Design and Evaluation of the Hamal Parallel Computer

Design and Evaluation of the Hamal Parallel Computer

Thumbnail Image
Download
Name

AITR-2002-011.pdf

Size

6.53 MB

Format

Adobe PDF

Checksum (MD5)

f61034eae7911c8ea93549c3498580dc

Thumbnail Image
Download
Name

AITR-2002-011.ps

Size

14.17 MB

Format

PostScript

Checksum (MD5)

3e2878bf04567ea9fd5c18e7178e22b7

Author(s)
Grossman, J.P.
Date Issued
December 5, 2002
Series/Report no.
AITR-2002-011
Abstract
Parallel shared-memory machines with hundreds or thousands of processor-memory nodes have been built; in the future we will see machines with millions or even billions of nodes. Associated with such large systems is a new set of design challenges. Many problems must be addressed by an architecture in order for it to be successful; of these, we focus on three in particular. First, a scalable memory system is required. Second, the network messaging protocol must be fault-tolerant. Third, the overheads of thread creation, thread management and synchronization must be extremely low. This thesis presents the complete system design for Hamal, a shared-memory architecture which addresses these concerns and is directly scalable to one million nodes. Virtual memory and distributed objects are implemented in a manner that requires neither inter-node synchronization nor the storage of globally coherent translations at each node. We develop a lightweight fault-tolerant messaging protocol that guarantees message delivery and idempotence across a discarding network. A number of hardware mechanisms provide efficient support for massive multithreading and fine-grained synchronization. Experiments are conducted in simulation, using a trace-driven network simulator to investigate the messaging protocol and a cycle-accurate simulator to evaluate the Hamal architecture. We determine implementation parameters for the messaging protocol which optimize performance. A discarding network is easier to design and can be clocked at a higher rate, and we find that with this protocol its performance can approach that of a non-discarding network. Our simulations of Hamal demonstrate the effectiveness of its thread management and synchronization primitives. In particular, we find register-based synchronization to be an extremely efficient mechanism which can be used to implement a software barrier with a latency of only 523 cycles on a 512 node machine.
Subjects
AI
parallel
network
simulation
hashing
multithreading
synchronization
Persistent DSpace Link
http://hdl.handle.net/1721.1/6828
Repository logo
PrivacyPermissionsAccessibilityContact us
Repository logo
Notify us about copyright concerns.