Repository logo
Log in(current)
Repository logoMIT Open ScholarshipDSpace@MIT
  1. Home
  2. Computer Science and Artificial Intelligence Lab (CSAIL)
  3. LCS Publications
  4. LCS Technical Reports (1974 - 2003)
  5. Design and Implementation of a Packet Switched Routing Chip

Design and Implementation of a Packet Switched Routing Chip

Thumbnail Image
Download
Name

MIT-LCS-TR-482.pdf

Size

5.15 MB

Format

Adobe PDF

Checksum (MD5)

72514694996ca041e5aae5b6f96f082b

Author(s)
Joerg, Christopher Frank
Date Issued
December 1990
Series/Report no.
MIT-LCS-TR-482
Abstract
Monsoon is a parallel processing dataflow computer that will require a high bandwidth interconnection network. A packet switched routing chip (PaRC) is described that will be used as the basis of this network. PaRC is a 4 by 4 routing switch which has been designed and fabricated as a CMOS gate array.
Persistent DSpace Link
https://hdl.handle.net/1721.1/149693
Repository logo
PrivacyPermissionsAccessibilityContact us
Repository logo
Notify us about copyright concerns.