Ferroelectric memory field-effect transistors using CVD monolayer MoS2 as resistive switching channel
Name
1.5129963.pdf
Description
Published version
Size
1.35 MB
Format
Adobe PDF
Checksum (MD5)
da5b30c1cf1bc3dba03b1639968c11a5
Author(s)
Shen, Pin-Chun
Lin, Chungwei
Wang, Haozhe
Teo, Koon Hoo
Kong, Jin Au
Date Issued
January 2020
Journal
Applied Physics Letters
Publisher
AIP Publishing
Citation
Shen, Pen-Chun et al. "Ferroelectric memory field-effect transistors using CVD monolayer MoS2 as resistive switching channel." Applied Physics Letters 116, 3 (January 2020): 033501 © 2020 Author(s)
Version
Final published version
Abstract
Ferroelectric field-effect transistors (FeFETs) have been considered as promising electrically switchable nonvolatile data storage elements due to their fast switching speed, programmable conductance, and high dynamic range for neuromorphic applications. Meanwhile, FeFETs can be aggressively shrunk to the atomic scale for a high density device integration, ideally, without comprising the performance by introducing two-dimensional (2D) materials. So far, the demonstrated 2D material-based FeFETs mainly rely on mechanically exfoliated flakes, which are not favorable for large-scale industrial applications, and FeFETs based on organic ferroelectrics typically show a large writing voltage (e.g., >±20 V), making these types of memory devices impractical to be commercially viable. Here, we demonstrate that monolayer MoS₂ grown by chemical vapor deposition (CVD) can be used as a resistive switching channel to fabricate FeFETs, in which the MoS2 channel is modulated by a hybrid gate stack of HfO₂/ferroelectric HfZrOx thin films. The programming processes in the 2D MoS₂ FeFETs originate from the ferroelectric polarization switching, yielding two distinct write and erase states for data storage and cumulative channel conductance for artificial synapse applications. Our 2D FeFETs show a low-voltage-driven feature (<±3 V) and gate-tunable ferroelectric hysteresis characteristics. The thin HfO₂ layer in the hybrid gate stack likely plays crucial roles in preserving the ferroelectricity of the device and lowering the threshold of switching voltages through energy redistribution. Our findings open an avenue for the use of CVD-grown layered materials as the resistive switching mediums combined with HfO₂-based ferroelectrics for future energy-efficient "brain-on-a-chip" hardware.
MIT Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Massachusetts Institute of Technology. Microsystems Technology Laboratories
Terms of Use
Creative Commons Attribution 4.0 International license
Persistent DSpace Link
DOI of Published Version
https://doi.org/10.1063/1.5129963
