A delay line architecture for high-speed analog-to-digital converters
Name
51319500-MIT.pdf
Description
Full printable version
Size
4.97 MB
Format
Adobe PDF
Checksum (MD5)
4a6a247010054703483f46814f643bb0
Author(s)
Kapusta, Ronald A. (Ronald Alan), 1979-
Advisor(s)
Michael Anthony and Charles G. Sodini.
Date Issued
2002
Publisher
Massachusetts Institute of Technology
Description
Thesis (M.Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2002.
Includes bibliographical references (p. 95-97).
Subjects
Electrical Engineering and Computer Science.
MIT Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Terms of Use
M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission.
Persistent DSpace Link
