Darsim: A Parallel Cycle-Level NoC Simulator
Name
Devadas_Darsim a parallel.pdf
Size
532.88 KB
Format
Adobe PDF
Checksum (MD5)
f8f425ec9a40cbb5f1e59083abff7385
Author(s)
Lis, Mieszko
Shim, Keun Sup
Cho, Myong Hyon
Ren, Pengju
Khan, Omer
Devadas, Srinivas
Date Issued
2010
Citation
Lis, Mieszko et al. “DARSIM: a parallel cycle-level NoC simulator.” 2010.
Version
Author's final manuscript
Abstract
We present DARSIM, a parallel, highly configurable, cycle-level network-on-chip simulator based on an ingress-queued wormhole router architecture. The parallel simulation engine offers cycle-accurate as well as periodic synchronization, permitting tradeoffs between perfect accuracy and high speed with very good accuracy. When run on four separate physical cores, speedups can exceed a factor of 3.5, while when eight threads are mapped to the same cores via hyperthreading, simulation speeds up as much as five-fold. Most hardware parameters are configurable, including geometry, bandwidth, crossbar dimensions, and pipeline depths. A highly parametrized table-based design allows a variety of routing and virtual channel allocation algorithms out of the box, ranging from simple DOR routing to complex Valiant, ROMM, or PROM schemes, BSOR, and adaptive routing. DARSIM can run in network-only mode using traces or directly emulate a MIPS-based multicore. Sources are freely available under the open-source MIT license.
MIT Department
Massachusetts Institute of Technology. Computer Science and Artificial Intelligence Laboratory
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Terms of Use
Attribution-Noncommercial-Share Alike 3.0 Unported
Persistent DSpace Link
