Repository logo
Log in(current)
Repository logoMIT Open ScholarshipDSpace@MIT
  1. Home
  2. MIT Libraries
  3. MIT Theses
  4. Graduate Theses
  5. Quantum capacitance in scaled down III-V FETs

Quantum capacitance in scaled down III-V FETs

Thumbnail Image
Download
Name

635570648-MIT.pdf

Description
Full printable version
Size

10.92 MB

Format

Adobe PDF

Checksum (MD5)

e538865c213bce36740afc241690d9f3

Author(s)
Jin, Donghyun
Advisor(s)
Jesús A. del Alamo.
Date Issued
2010
Publisher
Massachusetts Institute of Technology
Abstract
As Si CMOS approaches the end of the roadmap, finding a new transistor technology that allows the extension of Moore's law has become a technical problem of great significance. Among the various candidates, III-V-based MOSFETs represent a very promising technology. In particular, low-effective mass materials with high electron velocities, such as InGaAs and InAs are of great interest. A concern with this approach is the relatively small inversion-layer capacitance that is associated with a low-effective mass channel and the limits that this imposes on the gate capacitance that can be attained from barrier thickness scaling. This can seriously limit the current driving ability of scaled down devices. In order to understand the scaling potential of III-V MOSFETs, we have built a physical gate capacitance model for III-V FETs that incorporates quantum capacitance and centroid capacitance in the channel. We verified its validity with simulations (Nextnano) and experimental measurements on High Electron Mobility Transistors (HEMTs) with InAs and InGaAs channels down to 30 nm in gate length. Our model confirms that in the operational range of these devices, the quantum capacitance significantly lowers the overall gate capacitance. In addition, our experiments suggest a large increase of the in-plane effective mass in very thin channel designs as a result of non-parabolicity, quantum confinement and biaxial compressive strain. This should help to achieve a relatively high electron concentration in future 10 nm high-k dielectric Ill-V MOSFETs. Our study provides a number of suggestions for capacitance scaling in future Ill-V MOSFETs.
Description
Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2010.
Cataloged from PDF version of thesis.
Includes bibliographical references (p. 81-83).
Subjects
Electrical Engineering and Computer Science.
MIT Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Terms of Use
M.I.T. theses are protected by
copyright. They may be viewed from this source for any purpose, but
reproduction or distribution in any format is prohibited without written
permission. See provided URL for inquiries about permission.
http://dspace.mit.edu/handle/1721.1/7582
Persistent DSpace Link
http://hdl.handle.net/1721.1/58178
Repository logo
PrivacyPermissionsAccessibilityContact us
Repository logo
Notify us about copyright concerns.