Fast offset compensation for a 10Gbps limit amplifier
Name
56960521-MIT.pdf
Description
Full printable version
Size
8.14 MB
Format
Adobe PDF
Checksum (MD5)
dc8ac0642052e4a7be2887dc69bb8adb
Author(s)
Crain, Ethan A. (Ethan Alan), 1972-
Advisor(s)
Michael H. Perrott.
Date Issued
2004
Publisher
Massachusetts Institute of Technology
Abstract
A novel offset voltage compensation method is presented that significantly modifies the existing tradeoff between control loop bandwidth, and therefore total compensation time, and total output jitter. The proposed system achieves comparable output jitter performance to traditional approaches while significantly reducing the total compensation time by nearly three orders of magnitude. Traditional offset compensation methods are based on simple offset measurement techniques that generally rely on passive compensation blocks and exhibit a direct inverse relationship between total compensation time and resulting output jitter. Therefore, current high-speed data-link systems suffer from extremely long offset compensation loop settling times in order to satisfy the strict protocol jitter specifications. In the proposed system, the new CMOS peak detector design is the enabling component that allows us break this relationship and achieve extremely fast settling behavior while preventing data dependence of the control signal. Simulated results show that the implemented system can achieve output jitter performance similar to existing methods while dramatically improving the compensation time. Specifically, the proposed system can achieve less than 2pS of peak-to-peak jitter, or less than 700fS of RMS jitter, while reducing the total compensation time from roughly 500[mu]S to less than 1[mu]S. The system was implemented in National Semiconductor's CMOS9 0.18[mu]m CMOS process. Packaged parts will be tested to verify agreement with simulated performance.
Description
Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2004.
Includes bibliographical references (p. 117-118).
Subjects
Electrical Engineering and Computer Science.
MIT Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Terms of Use
M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission.
Persistent DSpace Link
