Repository logo
Log in(current)
Repository logoMIT Open ScholarshipDSpace@MIT
  1. Home
  2. MIT Open Access Articles
  3. MIT Open Access Articles
  4. Cost and Coding Efficient Motion Estimation Design Considerations for High Efficiency Video Coding (HEVC) Standard

Cost and Coding Efficient Motion Estimation Design Considerations for High Efficiency Video Coding (HEVC) Standard

Thumbnail Image
Download
Name

Sinangil_JSTSP_2013.pdf

Size

957.17 KB

Format

Adobe PDF

Checksum (MD5)

8d16a12327bbdebfed44ced3aad8faa6

Author(s)
Sze, Vivienne
•
Chandrakasan, Anantha P.
•
Sinangil, M. E.
•
Zhou, M.
Date Issued
July 2013
Journal
IEEE Journal of Selected Topics in Signal Processing
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Citation
Sinangil, Mahmut E., Vivienne Sze, Minhua Zhou, and Anantha P. Chandrakasan. “Cost and Coding Efficient Motion Estimation Design Considerations for High Efficiency Video Coding (HEVC) Standard.” IEEE J. Sel. Top. Signal Process. 7, no. 6 (December 2013): 1017–1028.
Version
Author's final manuscript
Abstract
This paper focuses on motion estimation engine design in future high-efficiency video coding (HEVC) encoders. First, a methodology is explained to analyze hardware implementation cost in terms of hardware area, memory size and memory bandwidth for various possible motion estimation engine designs. For 11 different configurations, hardware cost as well as the coding efficiency are quantified and are compared through a graphical analysis to make design decisions. It has been shown that using smaller block sizes (e.g. 4 × 4) imposes significantly larger hardware requirements at the expense of modest improvements in coding efficiency. Secondly, based on the analysis on various configurations, one configuration is chosen and algorithm improvements are presented to further reduce hardware implementation cost of the selected configuration. Overall, the proposed changes provide 56 × on-chip bandwidth, 151 × off-chip bandwidth, 4.3 × core area and 4.5 × on-chip memory area savings when compared to the hardware implementation of the HM-3.0 design.
MIT Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Terms of Use
Creative Commons Attribution-Noncommercial-Share Alike
http://creativecommons.org/licenses/by-nc-sa/4.0/
Persistent DSpace Link
http://hdl.handle.net/1721.1/95886
DOI of Published Version
https://doi.org/10.1109/jstsp.2013.2273658
Repository logo
PrivacyPermissionsAccessibilityContact us
Repository logo
Notify us about copyright concerns.