Floating point multiply/add unit for the M-machine node processor
Name
35332934-MIT.pdf
Description
Full printable version
Size
4.94 MB
Format
Adobe PDF
Checksum (MD5)
608d1d0c4bf89b6fc229874fef5b11aa
Author(s)
Hartman, Daniel K
Advisor(s)
Wililam J. Dally.
Date Issued
1996
Publisher
Massachusetts Institute of Technology
Description
Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1996.
Includes bibliographical references (p. 177).
Subjects
Electrical Engineering and Computer Science
MIT Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Terms of Use
M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission.
Persistent DSpace Link
