Repository logo
Log in(current)
Repository logoMIT Open ScholarshipDSpace@MIT
  1. Home
  2. Computer Science and Artificial Intelligence Lab (CSAIL)
  3. CSAIL Digital Archive
  4. CSAIL Technical Reports (July 1, 2003 - present)
  5. Guaranteed in-order packet delivery using Exclusive Dynamic Virtual Channel Allocation

Guaranteed in-order packet delivery using Exclusive Dynamic Virtual Channel Allocation

Thumbnail Image
Download
Name

MIT-CSAIL-TR-2009-036.pdf

Size

1.19 MB

Format

Adobe PDF

Checksum (MD5)

a49838d395d94c2fd168b7e51c416908

Thumbnail Image
Download
Name

MIT-CSAIL-TR-2009-036.ps

Size

3.32 MB

Format

PostScript

Checksum (MD5)

71d8f3c1187e11bf6e2c1bd2d92947b5

Author(s)
Devadas, Srinivas
•
Cho, Myong Hyon
•
Shim, Keun Sup
•
Lis, Mieszko
Advisor(s)
Srini Devadas
Date Issued
August 18, 2009
Series/Report no.
MIT-CSAIL-TR-2009-036
Abstract
In-order packet delivery, a critical abstraction for many higher-level protocols, can severely limit the performance potential in low-latency networks (common, for example, in network-on-chip designs with many cores). While basic variants of dimension-order routing guarantee in-order delivery, improving performance by adding multiple dynamically allocated virtual channels or using other routing schemes compromises this guarantee. Although this can be addressed by reordering out-of-order packets at the destination core, such schemes incur significant overheads, and, in the worst case, raise the specter of deadlock or require expensive retransmission. We present Exclusive Dynamic VCA, an oblivious virtual channel allocation scheme which combines the performance advantages of dynamic virtual allocation with in-network, deadlock-free in-order delivery. At the same time, our scheme reduces head-of-line blocking, often significantly improving throughput compared to equivalent baseline (out-of-order) dimension-order routing when multiple virtual channels are used, and so may be desirable even when in-order delivery is not required. Implementation requires only minor, inexpensive changes to traditional oblivious dimension-order router architectures, more than offset by the removal of packet reorder buffers and logic.
Persistent DSpace Link
http://hdl.handle.net/1721.1/46353
Repository logo
PrivacyPermissionsAccessibilityContact us
Repository logo
Notify us about copyright concerns.