Reconfigurable Processor for Energy-Efficient Computational Photography
Name
Reconfigurable Processor for Energy-Efficient Computational Photography.pdf
Size
35.94 MB
Format
Adobe PDF
Checksum (MD5)
380c5ceed4dfcde74d1e3ad9598e15a1
Author(s)
Rithe, Rahul
Raina, Priyanka
Tenneti, Srikanth V.
Chandrakasan, Anantha P.
Ickes, Nathan J.
Date Issued
October 2013
Journal
IEEE Journal of Solid-State Circuits
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Citation
Rithe, Rahul, Priyanka Raina, Nathan Ickes, Srikanth V. Tenneti, and Anantha P. Chandrakasan. “Reconfigurable Processor for Energy-Efficient Computational Photography.” IEEE Journal of Solid-State Circuits 48, no. 11 (November 2013): 2908–2919.
Version
Author's final manuscript
Abstract
This paper presents an on-chip implementation of a scalable reconfigurable bilateral filtering processor for computational photography applications such as HDR imaging, low-light enhancement, and glare reduction. Careful pipelining and scheduling has minimized the local storage requirement to tens of kB. The 40-nm CMOS test chip operates from 98 MHz at 0.9 V to 25 MHz at 0.5 V. The test chip processes 13 megapixels/s while consuming 17.8 mW at 98 MHz and 0.9 V, achieving significant energy reduction compared with software implementations on recent mobile processors.
MIT Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Massachusetts Institute of Technology. Microsystems Technology Laboratories
Terms of Use
Creative Commons Attribution-Noncommercial-Share Alike
Persistent DSpace Link
DOI of Published Version
https://doi.org/10.1109/jssc.2013.2282614
