Optimization of the merged transistor logic gate.
Name
24352054-MIT.pdf
Size
17.68 MB
Format
Adobe PDF
Checksum (MD5)
6a30c47e33674aa9b7794d7b91657043
Author(s)
Kling, Gary William.
Advisor(s)
Clifton G. Fonstad.
Date Issued
1973
Publisher
Massachusetts Institute of Technology
Description
Thesis: M.S., Massachusetts Institute of Technology, Department of Electrical Engineering, 1973
Includes bibliographical references.
Subjects
Electrical Engineering
MIT Department
Massachusetts Institute of Technology. Department of Electrical Engineering
Terms of Use
MIT theses may be protected by copyright. Please reuse MIT thesis content according to the MIT Libraries Permissions Policy, which is available through the URL provided.
Persistent DSpace Link