Models and Data Structures for Digital Logic Simulation
Name
MIT-LCS-TR-031.pdf
Size
3.6 MB
Format
Adobe PDF
Checksum (MD5)
dcf9c815ed5c34504e0e8e639ec50769
Author(s)
Smith, Donald Leigh
Advisor(s)
Dennis, Jack B.
Date Issued
August 1966
Series/Report no.
MIT-LCS-TR-031
MAC-TR-031
Abstract
A digital logic simulation system is proposed for design verification. Logic to be simulated is specified with a high level register transfer design language, and the simulation system operates on-line on a large time-shared computer. The problem of selecting adequate circuit and signal models for this purpose is considered. models are proposed with sufficient timing detail to allow the simulation system to detect timing errors which currently are found by manual checking or prototype.
Persistent DSpace Link
