Design of a high-throughput distributed shared-buffer NoC router
Name
Peh_Design of a high.pdf
Size
1.07 MB
Format
Adobe PDF
Checksum (MD5)
f5a5cc5b8e7320942ee0f236601a1616
Author(s)
Ramanujam, Rohit Sunkam
Soteriou, Vassos
Lin, Bill
Peh, Li-Shiuan
Date Issued
July 2010
Journal
Fourth ACM/IEEE International Symposium on Networks-on-Chip 2010 (NOCS)
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Citation
Ramanujam, Rohit Sunkam et al. “Design of a High-Throughput Distributed Shared-Buffer NoC Router.” Fourth ACM/IEEE International Symposium on Networks-on-Chip 2010 (NOCS). 69–78. © Copyright 2010 IEEE
Version
Final published version
Abstract
Router microarchitecture plays a central role in the performance of an on-chip network (NoC). Buffers are needed in routers to house incoming flits which cannot be immediately forwarded due to contention. This buffering can be done at the inputs or the outputs of a router, corresponding to an input-buffered router (IBR) or an output-buffered router (OBR). OBRs are attractive because they can sustain higher throughputs and have lower queuing delays under high loads than IBRs. However, a direct implementation of an OBR requires a router speedup equal to the number of ports, making such a design prohibitive under aggressive clocking needs and limited power budgets of most NoC applications. In this paper, we propose a new router design that aims to emulate an OBR practically, based on a distributed shared-buffer (DSB) router architecture. We introduce innovations to address the unique constraints of NoCs, including efficient pipelining and novel flow-control. We also present practical DSB configurations that can reduce the power overhead with negligible degradation in performance. The proposed DSB router achieves up to 19% higher throughput on synthetic traffic and reduces packet latency by 60% on average for SPLASH-2 benchmarks with high contention, compared to a state-of-art pipelined IBR. On average, the saturation throughput of DSB routers is within 10% of the theoretically ideal saturation throughput under the synthetic workloads evaluated.
MIT Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Terms of Use
Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use.
Persistent DSpace Link
DOI of Published Version
https://doi.org/10.1109/NOCS.2010.17
