Repository logo
Log in(current)
Repository logoMIT Open ScholarshipDSpace@MIT
  1. Home
  2. MIT Libraries
  3. MIT Theses
  4. Doctoral Theses
  5. Design-space and scalable technology for GaN based power transistors

Design-space and scalable technology for GaN based power transistors

Thumbnail Image
Download
Name

1036987593-MIT.pdf

Description
Full printable version
Size

19.39 MB

Format

Adobe PDF

Checksum (MD5)

0a347c6e4f644d54dc3d30baca9ee569

Author(s)
Piedra, Daniel, Ph. D. Massachusetts Institute of Technology
Advisor(s)
Tomás Palacios.
Date Issued
2018
Publisher
Massachusetts Institute of Technology
Abstract
As silicon devices approach their intrinsic material and technological limit, there is an opportunity for alternative semiconductor materials to push the performance of electronics forward. Gallium nitride (GaN) has demonstrated very promising performance for advanced electronics, but there is still room for improvement. This thesis discusses several new transistor designs to improve the performance of GaN-based power devices as well as demonstrations of their scaling potential and integration capability with silicon. Specifically, we have developed a wide-periphery GaN fin-based high electron mobility transistor process for power switching. The process was developed with emphasis on the passivation, field plates, gate periphery scaling, and packaging. A CMOS compatible GaN processing technology on 200-mm wafers was developed and optimized, with particular attention focused on the recess etching through the wide-bandgap AlGaN barrier to reduce the contact resistance. A study of a heterogeneous integration technology to integrate GaN and Si devices was conducted. This involved an approach to monolithically integrate GaN and Si devices which used a bonded SOI wafer with a Si (111) substrate and Si (100) device layer with windows opened to access the (111) layer to selectively grow GaN. Characterization of the transistor properties in GaN windows of different sizes was performed to qualify the optimal window size for power devices in future integrated systems.
Description
Thesis: Ph. D., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2018.
Cataloged from PDF version of thesis.
Includes bibliographical references.
Subjects
Electrical Engineering and Computer Science.
MIT Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Terms of Use
MIT theses are protected by copyright. They may be viewed, downloaded, or printed from this source but further reproduction or distribution in any format is prohibited without written permission.
http://dspace.mit.edu/handle/1721.1/7582
Persistent DSpace Link
http://hdl.handle.net/1721.1/115772
Repository logo
PrivacyPermissionsAccessibilityContact us
Repository logo
Notify us about copyright concerns.