Repository logo
Log in(current)
Repository logoMIT Open ScholarshipDSpace@MIT
  1. Home
  2. MIT Libraries
  3. MIT Theses
  4. Graduate Theses
  5. Microarchitecture Categorization and Pre-RTL Analytical Modeling for Sparse Tensor Accelerators

Microarchitecture Categorization and Pre-RTL Analytical Modeling for Sparse Tensor Accelerators

Thumbnail Image
Download
Name

feldman-abf149-meng-eecs-2024-thesis.pdf

Description
Thesis PDF
Size

27.88 MB

Format

Adobe PDF

Checksum (MD5)

4637fb3708bff512bb02e08b24ef539c

Author(s)
Feldman, Andrew
Advisor(s)
Sze, Vivienne
Erner, Joel
Date Issued
February 2024
Publisher
Massachusetts Institute of Technology
Abstract
Specialized microarchitectures for exploiting sparsity have been critical to the design of sparse tensor accelerators. Sparseloop introduced the Sparse Acceleration Fea­ture (SAF) abstraction, which unifies prior work on sparse tensor accelerators into a taxonomy of sparsity optimizations. Sparseloop succeeds at analytical pre-RTL modeling of architecture-level metrics for sparse tensor accelerators, accurately capturing the beneficial impact of SAFs on overall design cost. However, Sparseloop lacks cost models for microarchitectural primitives and design topologies required for implementing SAFs (referred to in this work as "SAF microarchitectures".) Analysis of prior works shows that SAF microarchitectures may or may not con­stitute a significant overhead, depending on the particular design; thus it is desirable to have pre-RTL models which help anticipate SAF microarchitecture overheads. Building on the Sparseloop SAF abstraction, this work1 attempts to synthesize a number of prior works into a concise, unified, and effective framework for doing research on SAF microarchitectures. This overall framework comprises (1) a concep­tual framework which facilitates concise description and design-space exploration for SAF microarchitectures, (2) a software framework for compiling Sparseloop-style SAF descriptions into microarchitecture designs and analytical models, and (3) a compo­nent library including specific SAF microarchitecture subcomponent designs as well as RTL to support implementation.
MIT Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Terms of Use
In Copyright - Educational Use Permitted
https://rightsstatements.org/page/InC-EDU/1.0/
Copyright retained by author(s)
Persistent DSpace Link
https://hdl.handle.net/1721.1/153859
Repository logo
PrivacyPermissionsAccessibilityContact us
Repository logo
Notify us about copyright concerns.