A 28nm FDSOI integrated reconfigurable switched-capacitor based step-up DC-DC converter with 88% peak efficiency
Name
28nmSC_JSSC (002).pdf
Size
3.11 MB
Format
Adobe PDF
Checksum (MD5)
e65b3a008e90edf36149090160f9e2bd
Author(s) • •
Biswas, Avishek
Sinangil, Yildiz
Chandrakasan, Anantha P.
Date Issued
September 2014
Journal
Proceedings of the 40th European Solid State Circuits Conference (ESSCIRC)
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Citation
Biswas, Avishek, Yildiz Sinangil, and Anantha P. Chandrakasan. “A 28nm FDSOI Integrated Reconfigurable Switched-Capacitor Based Step-up DC-DC Converter with 88% Peak Efficiency.” ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC) (September 2014).
Version
Author's final manuscript
Abstract
This paper presents a fully integrated, reconfigurable switched-capacitor based step-up DC-DC converter in a 28nm FDSOI process. Three reconfigurable step-up conversion ratios (5/2, 2/1, 3/2) have been implemented which can provide a wide range of output voltage from 1.2V to 2.4V with a nominal input voltage of 1V. We propose a topology for the 5/2 mode which improves the efficiency by reducing the bottom-plate parasitic loss compared to a conventional series-parallel topology, while delivering the same amount of output power. Further, the proposed topology benefits from using core 1V devices for all charge-transfer switches without incurring any voltage overstress. The converter can deliver load current in the range of 10 μA to 500 μA, achieving a peak efficiency of 88%, using only on-chip MOS and MOM capacitors for a high density implementation.
MIT Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Terms of Use
Creative Commons Attribution-Noncommercial-Share Alike
Persistent DSpace Link
DOI of Published Version
http://dx.doi.org/10.1109/ESSCIRC.2014.6942074