Scalable, accurate multicore simulation in the 1000-core era
Name
Devadas-Scalable accurate.pdf
Size
913.49 KB
Format
Adobe PDF
Checksum (MD5)
60db9a91d1b79afd8877a19a73f2679d
Author(s)
Lis, Mieszko
Ren, Pengju
Cho, Myong Hyon
Shim, Keun Sup
Fletcher, Christopher Wardlaw
Khan, Omer
Devadas, Srinivas
Date Issued
May 2011
Journal
Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), 2011
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Citation
Lis, Mieszko et al. “Scalable, Accurate Multicore Simulation in the 1000-core Era.” IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), 2011. 175–185.
Version
Author's final manuscript
Abstract
We present HORNET, a parallel, highly configurable, cycle-level multicore simulator based on an ingress-queued worm-hole router NoC architecture. The parallel simulation engine offers cycle-accurate as well as periodic synchronization; while preserving functional accuracy, this permits tradeoffs between perfect timing accuracy and high speed with very good accuracy. When run on 6 separate physical cores on a single die, speedups can exceed a factor of over 5, and when run on a two-die 12-core system with 2-way hyperthreading, speedups exceed 11 ×. Most hardware parameters are configurable, including memory hierarchy, interconnect geometry, bandwidth, crossbar dimensions, and parameters driving power and thermal effects. A highly parametrized table-based NoC design allows a variety of routing and virtual channel allocation algorithms out of the box, ranging from simple DOR routing to complex Valiant, ROMM, or PROM schemes, BSOR, and adaptive routing. HORNET can run in network-only mode using synthetic traffic or traces, directly emulate a MIPS-based multicore, or function as the memory subsystem for native applications executed under the Pin instrumentation tool. HORNET is freely available under the open-source MIT license at http://csg.csail.mit.edu/hornet/.
MIT Department
Massachusetts Institute of Technology. Computer Science and Artificial Intelligence Laboratory
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Terms of Use
Creative Commons Attribution-Noncommercial-Share Alike 3.0
Persistent DSpace Link
DOI of Published Version
https://doi.org/10.1109/ISPASS.2011.5762734
