Semiconductor fabrication capacity gains through optimal allocation of product loadings and equipment sharing across process technologies
Name
37629377-MIT.pdf
Description
Full printable version
Size
5.72 MB
Format
Adobe PDF
Checksum (MD5)
6a535c9fe63615ebc602c88797aee5bc
Author(s)
Muir, Stephen H
Advisor(s)
Duane S. Boning, Lawrence M. Wein.
Date Issued
1997
Publisher
Massachusetts Institute of Technology
Description
Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1997, and Thesis (M.S.)--Massachusetts Institute of Technology, Sloan School of Management, 1997.
Includes bibliographical references (p. 101-102).
Subjects
Electrical Engineering and Computer Science
Sloan School of Management
MIT Department
Sloan School of Management
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Terms of Use
M.I.T. theses are protected by
copyright. They may be viewed from this source for any purpose, but
reproduction or distribution in any format is prohibited without written
permission. See provided URL for inquiries about permission.
copyright. They may be viewed from this source for any purpose, but
reproduction or distribution in any format is prohibited without written
permission. See provided URL for inquiries about permission.
Persistent DSpace Link
