Nano-scale metal contacts for future III-V CMOS
Name
834074525-MIT.pdf
Description
Full printable version
Size
8.39 MB
Format
Adobe PDF
Checksum (MD5)
afd3bfb56d106377ab171f8b8d62dfa5
Author(s)
Guo, Alex
Advisor(s)
Jesús A. del Alamo.
Alternative Title
Nano-scale metal contacts for future III-V complementary metal-oxide-semiconductor
Date Issued
2012
Publisher
Massachusetts Institute of Technology
Abstract
As modem transistors continue to scale down in size, conventional Si CMOS is reaching its physical limits and alternative technologies are needed to extend Moore's law. Among different candidates, MOSFETs with a III-V compound semiconductor channel are of great interest. Specifically, designs with an InGaAs channel have shown promising results for N type MOSFETs. In a new generation of III-V MOSFETs, one of the key challenges is to shrink device footprint while improving transistor's electrical performance. For future technology nodes, the gate length of MOSFETs needs to shrink below 10 nm, and the source and drain contacts must also decrease to a comparable dimension. A concern about contact scaling is the increase of source resistance. It is predicted that the source resistance will increase exponentially when the contact length is decreased to the nanometer scale regime. In order to understand the issues associated with source contact scaling to the nanometer regime, we have developed a fabrication process for nanometer scale TLM test structures to InGaAs/InAlAs heterostructures for MOSFETs. To analyze these structures, we have also developed a 2D circuit network. After measuring the fabricated devices, the model has been used to extract the relevant electrical parameters that characterize these structures. We have obtained a specific contact resistivity of (0. 116 +/- 0.058) [omega] - um². For Mo/n+-InGaAs contacts, to the best of our knowledge, this is the lowest value reported to date. The fabrication process and the theoretical model presented in this study should help future III-V CMOS scaling research and development.
Description
Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2012.
Cataloged from PDF version of thesis.
Includes bibliographical references (p. 65-66).
Subjects
Electrical Engineering and Computer Science.
MIT Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Terms of Use
M.I.T. theses are protected by
copyright. They may be viewed from this source for any purpose, but
reproduction or distribution in any format is prohibited without written
permission. See provided URL for inquiries about permission.
copyright. They may be viewed from this source for any purpose, but
reproduction or distribution in any format is prohibited without written
permission. See provided URL for inquiries about permission.
Persistent DSpace Link
