Virtual wires--overcoming pin limitations in FPGA-based logic emulation
Name
30804738-MIT.pdf
Description
Full printable version
Size
5.93 MB
Format
Adobe PDF
Checksum (MD5)
a6a1b7810281a6d3813c86ac5a80ed4e
Author(s)
Babb, Jonathan William
Advisor(s)
Anant Agarwal.
Date Issued
1994
Publisher
Massachusetts Institute of Technology
Description
Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1994.
Includes bibliographical references (p. 99-102).
Subjects
Electrical Engineering and Computer Science
MIT Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Terms of Use
M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission.
Persistent DSpace Link
